Evan Cheng 9c3508e1ab Teach tblgen to accept register source operands in patterns, e.g.
def SHL8rCL  : I<0xD2, MRM4r, (ops R8 :$dst, R8 :$src),
                 "shl{b} {%cl, $dst|$dst, %CL}",
                 [(set R8:$dst, (shl R8:$src, CL))]>, Imp<[CL],[]>;

This generates a CopyToReg operand and added its 2nd result to the shl as
a flag operand.

llvm-svn: 24557
2005-12-01 00:18:45 +00:00
..
2005-08-27 18:50:39 +00:00
2005-04-22 00:00:37 +00:00
2005-04-22 00:00:37 +00:00
2005-09-12 05:30:06 +00:00
2005-09-30 06:09:50 +00:00
2005-09-30 04:11:27 +00:00
2005-08-27 18:50:39 +00:00
2005-11-30 18:37:14 +00:00
2005-04-22 00:00:37 +00:00
2005-04-22 00:00:37 +00:00