This website requires JavaScript.
Explore
Help
Register
Sign In
RPCS3
/
llvm-mirror
Watch
1
Star
0
Fork
0
You've already forked llvm-mirror
mirror of
https://github.com/RPCS3/llvm-mirror.git
synced
2025-02-08 21:37:35 +00:00
Code
Issues
Actions
Packages
Projects
Releases
Wiki
Activity
llvm-mirror
/
test
/
MC
/
Disassembler
History
Chad Rosier
a195d145b8
[AArch64] Add support for NEON scalar signed saturating accumulated of unsigned
...
value and unsigned saturating accumulate of signed value instructions. llvm-svn: 192800
2013-10-16 16:09:02 +00:00
..
AArch64
[AArch64] Add support for NEON scalar signed saturating accumulated of unsigned
2013-10-16 16:09:02 +00:00
ARM
[ARMv8] Add some disassembly tests for Thumb sevl/sevl.w
2013-10-07 16:13:03 +00:00
Mips
Mips: Disassemble sign-extended 64 bit immediates properly.
2013-10-11 19:05:08 +00:00
SystemZ
[SystemZ] Add comparisons of high words and memory
2013-10-01 15:00:44 +00:00
X86
Add disassembler support for SSE4.1 register/register form of PEXTRW. There is a shorter encoding that was part of SSE2, but a memory form was added in SSE4.1. This is the register form of that encoding.
2013-10-14 01:42:32 +00:00
XCore
[tests] Cleanup initialization of test suffixes.
2013-08-16 00:37:11 +00:00