llvm-mirror

mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-02-04 03:06:28 +00:00

History

Manman Ren 967804ad0a X86: enable CSE between CMP and SUB

We perform the following:
1> Use SUB instead of CMP for i8,i16,i32 and i64 in ISel lowering.
2> Modify MachineCSE to correctly handle implicit defs.
3> Convert SUB back to CMP if possible at peephole.

Removed pattern matching of (a>b) ? (a-b):0 and like, since they are handled
by peephole now.

rdar://11873276

llvm-svn: 161462

2012-08-08 00:51:41 +00:00

ARM

Add stack spill / reload instructions for DTriple and DQuad register classes, which

2012-08-04 13:16:12 +00:00

CellSPU

Refactor and check "onlyReadsMemory" before optimizing builtins.

2012-08-03 23:29:17 +00:00

CPP

test commit

2012-07-18 17:53:05 +00:00

Generic

Fix a bug in the scalarization of BUILD_VECTOR. BUILD_VECTOR elements may be wider than the output element type. Make sure to trunc them if needed.