Matthias Braun 088a172bf6 Assume lane masks are always precise
Allowing imprecise lane masks in case of more than 32 sub register lanes
lead to some tricky corner cases, and I need another bugfix for another
one. Instead I rather declare lane masks as precise and let tablegen
abort if we do not have enough bits.

This does not affect any in-tree target, even AMDGPU only needs 16 lanes
at the moment. If the 32 lanes turn out to be a problem in the future,
then we can easily change the LaneBitmask typedef to uint64_t.

Differential Revision: http://reviews.llvm.org/D14557

llvm-svn: 253279
2015-11-17 00:50:55 +00:00
..
2014-03-29 10:18:08 +00:00
2015-09-10 13:44:28 +00:00
2014-06-08 22:29:17 +00:00
2015-09-29 22:09:16 +00:00
2014-10-16 20:00:02 +00:00
2013-01-02 09:10:48 +00:00
2014-01-24 17:20:08 +00:00