mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-12-28 14:36:34 +00:00
e7eb74ef39
Generate code for the Blackfin family of DSPs from Analog Devices: http://www.analog.com/en/embedded-processing-dsp/blackfin/processors/index.html We aim to be compatible with the exsisting GNU toolchain found at: http://blackfin.uclinux.org/gf/project/toolchain The back-end is experimental. llvm-svn: 77897
52 lines
956 B
LLVM
52 lines
956 B
LLVM
; RUN: llvm-as < %s | llc -march=bfin -verify-machineinstrs
|
|
|
|
define i32 @add(i32 %A, i32 %B) {
|
|
%R = add i32 %A, %B ; <i32> [#uses=1]
|
|
ret i32 %R
|
|
}
|
|
|
|
define i32 @sub(i32 %A, i32 %B) {
|
|
%R = sub i32 %A, %B ; <i32> [#uses=1]
|
|
ret i32 %R
|
|
}
|
|
|
|
define i32 @mul(i32 %A, i32 %B) {
|
|
%R = mul i32 %A, %B ; <i32> [#uses=1]
|
|
ret i32 %R
|
|
}
|
|
|
|
define i32 @sdiv(i32 %A, i32 %B) {
|
|
%R = sdiv i32 %A, %B ; <i32> [#uses=1]
|
|
ret i32 %R
|
|
}
|
|
|
|
define i32 @udiv(i32 %A, i32 %B) {
|
|
%R = udiv i32 %A, %B ; <i32> [#uses=1]
|
|
ret i32 %R
|
|
}
|
|
|
|
define i32 @srem(i32 %A, i32 %B) {
|
|
%R = srem i32 %A, %B ; <i32> [#uses=1]
|
|
ret i32 %R
|
|
}
|
|
|
|
define i32 @urem(i32 %A, i32 %B) {
|
|
%R = urem i32 %A, %B ; <i32> [#uses=1]
|
|
ret i32 %R
|
|
}
|
|
|
|
define i32 @and(i32 %A, i32 %B) {
|
|
%R = and i32 %A, %B ; <i32> [#uses=1]
|
|
ret i32 %R
|
|
}
|
|
|
|
define i32 @or(i32 %A, i32 %B) {
|
|
%R = or i32 %A, %B ; <i32> [#uses=1]
|
|
ret i32 %R
|
|
}
|
|
|
|
define i32 @xor(i32 %A, i32 %B) {
|
|
%R = xor i32 %A, %B ; <i32> [#uses=1]
|
|
ret i32 %R
|
|
}
|