mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-12-28 14:36:34 +00:00
e7eb74ef39
Generate code for the Blackfin family of DSPs from Analog Devices: http://www.analog.com/en/embedded-processing-dsp/blackfin/processors/index.html We aim to be compatible with the exsisting GNU toolchain found at: http://blackfin.uclinux.org/gf/project/toolchain The back-end is experimental. llvm-svn: 77897
35 lines
1.1 KiB
TableGen
35 lines
1.1 KiB
TableGen
//===--- BlackfinInstrFormats.td ---------------------------*- tablegen -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Instruction format superclass
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
class InstBfin<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: Instruction {
|
|
field bits<32> Inst;
|
|
|
|
let Namespace = "BF";
|
|
|
|
dag OutOperandList = outs;
|
|
dag InOperandList = ins;
|
|
let AsmString = asmstr;
|
|
let Pattern = pattern;
|
|
}
|
|
|
|
// Single-word (16-bit) instructions
|
|
class F1<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstBfin<outs, ins, asmstr, pattern> {
|
|
}
|
|
|
|
// Double-word (32-bit) instructions
|
|
class F2<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstBfin<outs, ins, asmstr, pattern> {
|
|
}
|