RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-18 01:35:44 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm-mirror/lib/Target/XCore
History
Rafael Espindola 88a1aeb123 Always compute all the bits in ComputeMaskedBits. 
This allows us to keep passing reduced masks to SimplifyDemandedBits, but
know about all the bits if SimplifyDemandedBits fails. This allows instcombine
to simplify cases like the one in the included testcase.

llvm-svn: 154011
2012-04-04 12:51:34 +00:00
..
MCTargetDesc
Prune some includes
2012-03-27 07:54:11 +00:00
TargetInfo
LLVMBuild: Remove trailing newline, which irked me.
2011-12-12 19:48:00 +00:00
CMakeLists.txt
Fix up the CMake build for the new files added in r146960, they're
2011-12-20 08:42:11 +00:00
LLVMBuild.txt
LLVMBuild: Introduce a common section which currently has a list of the
2011-12-12 22:45:54 +00:00
Makefile
…
README.txt
…
XCore.h
Pass optLevel to XCoreDAGToDAGISel.
2011-12-15 15:18:35 +00:00
XCore.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreAsmPrinter.cpp
…
XCoreCallingConv.td
…
XCoreFrameLowering.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
XCoreFrameLowering.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreInstrFormats.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreInstrInfo.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
XCoreInstrInfo.h
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
XCoreInstrInfo.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreISelDAGToDAG.cpp
Pass optLevel to XCoreDAGToDAGISel.
2011-12-15 15:18:35 +00:00
XCoreISelLowering.cpp
Always compute all the bits in ComputeMaskedBits.
2012-04-04 12:51:34 +00:00
XCoreISelLowering.h
Always compute all the bits in ComputeMaskedBits.
2012-04-04 12:51:34 +00:00
XCoreMachineFunctionInfo.cpp
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreMachineFunctionInfo.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreRegisterInfo.cpp
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
XCoreRegisterInfo.h
Remove unused functions getArgRegs and getNumArgRegs.
2012-03-11 06:46:40 +00:00
XCoreRegisterInfo.td
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreSelectionDAGInfo.cpp
…
XCoreSelectionDAGInfo.h
…
XCoreSubtarget.cpp
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreSubtarget.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00
XCoreTargetMachine.cpp
TargetPassConfig: confine the MC configuration to TargetMachine.
2012-02-04 02:56:59 +00:00
XCoreTargetMachine.h
Reorder includes in Target backends to following coding standards. Remove some superfluous forward declarations.
2012-03-17 18:46:09 +00:00
XCoreTargetObjectFile.cpp
…
XCoreTargetObjectFile.h
Emacs-tag and some comment fix for all ARM, CellSPU, Hexagon, MBlaze, MSP430, PPC, PTX, Sparc, X86, XCore.
2012-02-18 12:03:15 +00:00

README.txt 

To-do
-----

* Instruction encodings
* Tailcalls
* Investigate loop alignment
* Add builtins