RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-30 08:44:48 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm-mirror/include
History
Evan Cheng e5b545fd60 Add TargetInstrInfo::isCoalescableInstr. It returns true if the specified 
instruction is copy like where the source and destination registers can
overlap. This is to be used by the coalescable to coalesce the source and
destination registers of instructions like X86::MOVSX64rr32. Apparently
some crazy people believe the coalescer is too simple.

llvm-svn: 93210
2010-01-12 00:09:37 +00:00
..
llvm
Add TargetInstrInfo::isCoalescableInstr. It returns true if the specified
2010-01-12 00:09:37 +00:00
llvm-c
hopefully unbreak the ocaml bindings.
2010-01-09 23:25:21 +00:00