Francis Visoiu Mistrih 961f3df27b [CodeGen] Print register names in lowercase in both MIR and debug output ...

As part of the unification of the debug format and the MIR format,
always print registers as lowercase.

* Only debug printing is affected. It now follows MIR.

Differential Revision: https://reviews.llvm.org/D40417

llvm-svn: 319187

2017-11-28 17:15:09 +00:00

..

AlignedBundling

…

Inputs

…

3DNow.s

…

2011-09-06-NoNewline.s

…

abs8.s

…

address-size.s

…

avx512-encodings.s

…

avx512-err.s

…

avx512bitalg-encoding.s

…

avx512bw-encoding.s

…

avx512gfni-encoding.s

…

avx512ifma-encoding.s

…

avx512ifmavl-encoding.s

…

avx512vaes-encoding.s

…

avx512vbmi2-encoding.s

…

avx512vbmi2vl-encoding.s

…

avx512vbmi-encoding.s

…

avx512vl_bitalg-encoding.s

…

avx512vl_gfni-encoding.s

…

avx512vl_vaes-encoding.s

…

avx512vl_vnni-encoding.s

…

avx512vl-encoding.s

…

avx512vlvpclmul.s

…

avx512vnni-encoding.s

…

avx512vpclmul.s

…

avx_vaes-encoding.s

…

cet-encoding.s

…

cfi_def_cfa-crash.s

…

cfi-scope-errors.s

…

code16gcc.s

…

compact-unwind.s

…

crlf.test

…

data-prefix16.s

…

data-prefix32.s

…

data-prefix64.s

…

data-prefix-fail.s

…

encoder-fail.s

…

error-reloc.s

…

expand-var.s

…

faultmap-section-parsing.s

…

fde-reloc.s

…

fixup-cpu-mode.s

…

fp-setup-macho.s

…

gather.s

…

gfni-encoding.s

…

gnux32-dwarf-gen.s

…

hex-immediates.s

…

i386-darwin-frame-register.ll

…

imm-comments.s

…

index-operations.s

…

inline-asm-obj.ll

…

intel-syntax-2.s

…

intel-syntax-ambiguous.s

…

intel-syntax-avx512-error.s

…

intel-syntax-avx512.s

…

intel-syntax-bitwise-ops.s

…

intel-syntax-directional-label.s

…

intel-syntax-encoding.s

…

intel-syntax-error.s

…

intel-syntax-hex.s

…

intel-syntax-invalid-basereg.s

…

intel-syntax-invalid-scale.s

…

intel-syntax-print.ll

…

intel-syntax-ptr-sized.s

…

intel-syntax-unsized-memory.s

…

intel-syntax-var-offset.ll

…

intel-syntax-x86-64-avx512f_vl.s

…

intel-syntax-x86-64-avx.s

…

intel-syntax-x86-avx512dq_vl.s

…

intel-syntax-x86-avx512vbmi_vl.s

…

intel-syntax.s

…

invalid_opcode.s

…

invalid-sleb.s

…

large-bss.s

…

line-table-sections.s

…

lit.local.cfg

…

lwp-x86_64.s

…

lwp.s

…

macho-reloc-errors-x86_64.s

…

macho-reloc-errors-x86.s

…

macho-uleb.s

…

mpx-encodings.s

…

no-elf-compact-unwind.s

…

padlock.s

…

pr22004.s

…

pr22028.s

…

pr27884.s

…

pr28547.s

…

relax-insn.s

…

reloc-bss.s

…

reloc-directive.s

…

reloc-macho.s

…

reloc-undef-global.s

…

ret.s

…

sgx-encoding.s

…

shuffle-comments.s

…

signed-coff-pcrel.s

…

stackmap-nops.ll

…

validate-inst-att.s

…

validate-inst-intel.s

…

variant-diagnostics.s

…

vpclmulqdq.s

…

x86_64-avx-clmul-encoding.s

…

x86_64-avx-encoding.s

…

x86_64-bmi-encoding.s

…

x86_64-encoding.s

…

x86_64-fma3-encoding.s

…

x86_64-fma4-encoding.s

…

x86_64-hle-encoding.s

…

x86_64-imm-widths.s

…

x86_64-rand-encoding.s

…

x86_64-rtm-encoding.s

…

x86_64-signed-reloc.s

…

x86_64-sse4a.s

…

x86_64-tbm-encoding.s

…

x86_64-xop-encoding.s

…

x86_directives.s

…

x86_errors.s

…

x86_long_nop.s

…

x86_nop.s

…

x86_operands.s

…

x86-16.s

…

x86-32-avx.s

…

x86-32-coverage.s

…

x86-32-fma3.s

…

x86-32-ms-inline-asm.s

…

x86-32.s

…

x86-64-avx512bw_vl.s

…

x86-64-avx512bw.s

…

x86-64-avx512cd_vl.s

…

x86-64-avx512cd.s

…

x86-64-avx512dq_vl.s

…

x86-64-avx512dq.s

…

x86-64-avx512f_vl.s

…

x86-64-avx512vpopcntdq.s

…

x86-64.s

[CodeGen] Print register names in lowercase in both MIR and debug output

2017-11-28 17:15:09 +00:00

x86-branch-relaxation.s

…

x86-evenDirective.s

…

x86-GCC-inline-asm-Y-constraints.ll

…

x86-itanium.ll

…

x86-target-directives.s

…

x86-windows-itanium-libcalls.ll

…

X86_64-pku.s

…