llvm-mirror

mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-14 15:38:57 +00:00

History

Joel Jones 7e8e679676 Test for the the problem with xors being changed into ands

when the set bits aren't the same for both args of the xor.
This transformation is in the function TargetLowering::SimplifyDemandedBits
in the file lib/CodeGen/SelectionDAG/TargetLowering.cpp.

I have tested this test using a previous version of llc which the defect and 
the a version of llc which does not. I got the expected fail and pass, 
respectively.

This test goes with rdar://11195364 and the check in with the fix: svn r154955

llvm-svn: 155156

2012-04-19 20:54:44 +00:00

ARM

Fix bad EXTRACT_SUBREG in instruction selection for extending-loads on NEON.

2012-04-17 08:18:00 +00:00

CellSPU

Flip the new block-placement pass to be on by default.

2012-04-16 13:49:17 +00:00

CPP

Continue cleanup of LIT, getting rid of the remaining artifacts from dejagnu

2012-03-25 09:02:19 +00:00

Generic

Move to X86 directory because this fails on non-X86 platforms.