RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-05-16 10:26:23 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[Sparc] Do not depend on icc for ta 1

Browse Source 
The ta instruction will always trap, regardless of the value
of the integer condition codes. TRAPri is marked as using icc,
so we cannot use a pattern for TRAPri to implement ta 1, as
verify-machineinstrs can complain that icc is not defined.
Instead we implement ta 1 the same way as ta 5.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@337236 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Daniel Cederman 2018-07-17 05:49:33 +00:00
parent 7904f0b1e7
commit 00e3426bc2
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Sparc/SparcInstrInfo.td
View File

@ -1009,8 +1009,8 @@ let DecoderNamespace = "SparcV9", DecoderMethod = "DecodeTRAP", Predicates = [Ha
let isBarrier = 1, isTerminator = 1, rd = 0b01000, rs1 = 0, simm13 = 5 in let isBarrier = 1, isTerminator = 1, rd = 0b01000, rs1 = 0, simm13 = 5 in
def TA5 : F3_2<0b10, 0b111010, (outs), (ins), "ta 5", [(trap)]>; def TA5 : F3_2<0b10, 0b111010, (outs), (ins), "ta 5", [(trap)]>;
def : Pat<(debugtrap), let hasSideEffects = 1, rd = 0b01000, rs1 = 0, simm13 = 1 in
(TRAPri (i32 G0), (i32 1), (i32 8))>; def TA1 : F3_2<0b10, 0b111010, (outs), (ins), "ta 1", [(debugtrap)]>;
// Section B.28 - Read State Register Instructions // Section B.28 - Read State Register Instructions
let rs2 = 0 in let rs2 = 0 in

2
test/CodeGen/SPARC/trap.ll
View File

@ -1,4 +1,4 @@
; RUN: llc -mtriple=sparc-linux-gnu < %s -show-mc-encoding | FileCheck %s ; RUN: llc -mtriple=sparc-linux-gnu < %s -show-mc-encoding -verify-machineinstrs | FileCheck %s
define void @test1() { define void @test1() {
tail call void @llvm.trap() tail call void @llvm.trap()