mirror of
https://github.com/RPCS3/llvm.git
synced 2026-07-19 15:13:49 -04:00
[RISCV] Implement RISCVRegisterInfo::getPointerRegClass
Fixes bug 43041 Differential Revision: https://reviews.llvm.org/D66752 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@370113 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -52,6 +52,12 @@ struct RISCVRegisterInfo : public RISCVGenRegisterInfo {
|
||||
bool trackLivenessAfterRegAlloc(const MachineFunction &) const override {
|
||||
return true;
|
||||
}
|
||||
|
||||
const TargetRegisterClass *
|
||||
getPointerRegClass(const MachineFunction &MF,
|
||||
unsigned Kind = 0) const override {
|
||||
return &RISCV::GPRRegClass;
|
||||
}
|
||||
};
|
||||
}
|
||||
|
||||
|
||||
Reference in New Issue
Block a user