mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-19 18:10:14 +00:00
Rename createSimpleX86RegisterAllocator to createSimpleRegisterAllocator
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@5071 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
1d62cea90b
commit
1a45626c4c
@ -20,11 +20,11 @@ class Pass;
|
||||
///
|
||||
Pass *createSimpleX86InstructionSelector(TargetMachine &TM);
|
||||
|
||||
/// X86SimpleRegisterAllocation - This function converts the specified machine
|
||||
/// code function from SSA form to use explicit registers by spilling every
|
||||
/// register. Wow, great policy huh?
|
||||
/// createSimpleRegisterAllocation - This function converts the specified
|
||||
/// machine code function from SSA form to use explicit registers by spilling
|
||||
/// every register. Wow, great policy huh?
|
||||
///
|
||||
Pass *createSimpleX86RegisterAllocator(TargetMachine &TM);
|
||||
Pass *createSimpleRegisterAllocator(TargetMachine &TM);
|
||||
|
||||
/// createX86CodePrinterPass - Print out the specified machine code function to
|
||||
/// the specified stream. This function should work regardless of whether or
|
||||
|
@ -43,7 +43,7 @@ bool X86TargetMachine::addPassesToJITCompile(PassManager &PM) {
|
||||
DEBUG(PM.add(createMachineFunctionPrinterPass()));
|
||||
|
||||
// Perform register allocation to convert to a concrete x86 representation
|
||||
PM.add(createSimpleX86RegisterAllocator(*this));
|
||||
PM.add(createSimpleRegisterAllocator(*this));
|
||||
|
||||
// Print the instruction selected machine code...
|
||||
// PM.add(createMachineFunctionPrinterPass());
|
||||
|
Loading…
Reference in New Issue
Block a user