RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2026-07-18 21:24:32 -04:00
Code Issues Packages Projects Releases 10 Wiki Activity

Fix missing const

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@360849 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Matt Arsenault
2019-05-16 04:08:25 +00:00
parent 0e5da9bc1e
commit 3cfa9955ea
1 changed files with 1 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
include/llvm/CodeGen/MachineInstrBuilder.h
+1 -1
View File
@@ -82,7 +82,7 @@ public:
/// Get the register for the operand index.
/// The operand at the index should be a register (asserted by
/// MachineOperand).
unsigned getReg(unsigned Idx) { return MI->getOperand(Idx).getReg(); }
unsigned getReg(unsigned Idx) const { return MI->getOperand(Idx).getReg(); }
/// Add a new virtual register operand.
const MachineInstrBuilder &addReg(unsigned RegNo, unsigned flags = 0,