RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2026-07-01 21:04:04 -04:00
Code Issues Packages Projects Releases 10 Wiki Activity

[mips] Fix loadImmediate calls when load non-address values.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@374640 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Simon Atanasyan
2019-10-12 07:42:44 +00:00
parent ce2e7627d6
commit 684885085c
2 changed files with 7 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/Target/Mips/AsmParser/MipsAsmParser.cpp
+5 -5
View File
@@ -3324,7 +3324,7 @@ bool MipsAsmParser::expandLoadSingleImmToGPR(MCInst &Inst, SMLoc IDLoc,
uint32_t ImmOp32 = covertDoubleImmToSingleImm(convertIntToDoubleImm(ImmOp64));
return loadImmediate(ImmOp32, FirstReg, Mips::NoRegister, true, true, IDLoc,
return loadImmediate(ImmOp32, FirstReg, Mips::NoRegister, true, false, IDLoc,
Out, STI);
}
@@ -3397,15 +3397,15 @@ bool MipsAsmParser::expandLoadDoubleImmToGPR(MCInst &Inst, SMLoc IDLoc,
if (Lo_32(ImmOp64) == 0) {
if (isABI_N32() || isABI_N64()) {
if (loadImmediate(ImmOp64, FirstReg, Mips::NoRegister, false, true, IDLoc,
Out, STI))
if (loadImmediate(ImmOp64, FirstReg, Mips::NoRegister, false, false,
IDLoc, Out, STI))
return true;
} else {
if (loadImmediate(Hi_32(ImmOp64), FirstReg, Mips::NoRegister, true, true,
if (loadImmediate(Hi_32(ImmOp64), FirstReg, Mips::NoRegister, true, false,
IDLoc, Out, STI))
return true;
if (loadImmediate(0, nextReg(FirstReg), Mips::NoRegister, true, true,
if (loadImmediate(0, nextReg(FirstReg), Mips::NoRegister, true, false,
IDLoc, Out, STI))
return true;
}
test/MC/Mips/macro-li.d.s
+2 -2
View File
@@ -9,12 +9,12 @@
li.d $4, 0
# O32: addiu $4, $zero, 0 # encoding: [0x00,0x00,0x04,0x24]
# O32: addiu $5, $zero, 0 # encoding: [0x00,0x00,0x05,0x24]
# N32-N64: daddiu $4, $zero, 0 # encoding: [0x00,0x00,0x04,0x64]
# N32-N64: addiu $4, $zero, 0 # encoding: [0x00,0x00,0x04,0x24]
li.d $4, 0.0
# O32: addiu $4, $zero, 0 # encoding: [0x00,0x00,0x04,0x24]
# O32: addiu $5, $zero, 0 # encoding: [0x00,0x00,0x05,0x24]
# N32-N64: daddiu $4, $zero, 0 # encoding: [0x00,0x00,0x04,0x64]
# N32-N64: addiu $4, $zero, 0 # encoding: [0x00,0x00,0x04,0x24]
li.d $4, 1.12345
# ALL: .section .rodata,"a",@progbits