RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-16 16:37:42 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[SystemZ] Fix some embarrassing test typos

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@185070 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Richard Sandiford 2013-06-27 09:49:34 +00:00
parent 7d884e4636
commit 88a9e6a0b3
14 changed files with 30 additions and 30 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
test/CodeGen/SystemZ/branch-06.ll
View File

@ -2,7 +2,7 @@
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
declare i32 @foo();
declare i32 @foo()
define void @f1(i32 %target) {
; CHECK: f1:

2
test/CodeGen/SystemZ/branch-07.ll
View File

@ -2,7 +2,7 @@
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
declare i64 @foo();
declare i64 @foo()
define void @f1(i64 %target) {
; CHECK: f1:

4
test/CodeGen/SystemZ/bswap-01.ll
View File

@ -9,7 +9,7 @@ declare i64 @llvm.bswap.i64(i64 %a)
define i32 @f1(i32 %a) {
; CHECK: f1:
; CHECK: lrvr [[REGISTER:%r[0-5]]], %r2
; CHECk: br %r14
; CHECK: br %r14
%swapped = call i32 @llvm.bswap.i32(i32 %a)
ret i32 %swapped
}
@ -18,7 +18,7 @@ define i32 @f1(i32 %a) {
define i64 @f2(i64 %a) {
; CHECK: f2:
; CHECK: lrvgr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%swapped = call i64 @llvm.bswap.i64(i64 %a)
ret i64 %swapped
}

2
test/CodeGen/SystemZ/fp-conv-08.ll
View File

@ -17,7 +17,7 @@ define float @f1(i64 %i) {
define double @f2(i64 %i) {
; CHECK: f2:
; CHECK: ldgr
; CHECL: adbr
; CHECK: adbr
; CHECK: br %r14
%conv = uitofp i64 %i to double
ret double %conv

4
test/CodeGen/SystemZ/int-conv-01.ll
View File

@ -6,7 +6,7 @@
define i32 @f1(i32 %a) {
; CHECK: f1:
; CHECK: lbr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%byte = trunc i32 %a to i8
%ext = sext i8 %byte to i32
ret i32 %ext
@ -16,7 +16,7 @@ define i32 @f1(i32 %a) {
define i32 @f2(i64 %a) {
; CHECK: f2:
; CHECK: lbr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%byte = trunc i64 %a to i8
%ext = sext i8 %byte to i32
ret i32 %ext

6
test/CodeGen/SystemZ/int-conv-02.ll
View File

@ -6,7 +6,7 @@
define i32 @f1(i32 %a) {
; CHECK: f1:
; CHECK: llcr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%byte = trunc i32 %a to i8
%ext = zext i8 %byte to i32
ret i32 %ext
@ -16,7 +16,7 @@ define i32 @f1(i32 %a) {
define i32 @f2(i64 %a) {
; CHECK: f2:
; CHECK: llcr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%byte = trunc i64 %a to i8
%ext = zext i8 %byte to i32
ret i32 %ext
@ -26,7 +26,7 @@ define i32 @f2(i64 %a) {
define i32 @f3(i32 %a) {
; CHECK: f3:
; CHECK: llcr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%ext = and i32 %a, 255
ret i32 %ext
}

4
test/CodeGen/SystemZ/int-conv-03.ll
View File

@ -6,7 +6,7 @@
define i64 @f1(i32 %a) {
; CHECK: f1:
; CHECK: lgbr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%byte = trunc i32 %a to i8
%ext = sext i8 %byte to i64
ret i64 %ext
@ -16,7 +16,7 @@ define i64 @f1(i32 %a) {
define i64 @f2(i64 %a) {
; CHECK: f2:
; CHECK: lgbr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%byte = trunc i64 %a to i8
%ext = sext i8 %byte to i64
ret i64 %ext

6
test/CodeGen/SystemZ/int-conv-04.ll
View File

@ -6,7 +6,7 @@
define i64 @f1(i32 %a) {
; CHECK: f1:
; CHECK: llgcr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%byte = trunc i32 %a to i8
%ext = zext i8 %byte to i64
ret i64 %ext
@ -16,7 +16,7 @@ define i64 @f1(i32 %a) {
define i64 @f2(i64 %a) {
; CHECK: f2:
; CHECK: llgcr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%byte = trunc i64 %a to i8
%ext = zext i8 %byte to i64
ret i64 %ext
@ -26,7 +26,7 @@ define i64 @f2(i64 %a) {
define i64 @f3(i64 %a) {
; CHECK: f3:
; CHECK: llgcr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%ext = and i64 %a, 255
ret i64 %ext
}

4
test/CodeGen/SystemZ/int-conv-05.ll
View File

@ -6,7 +6,7 @@
define i32 @f1(i32 %a) {
; CHECK: f1:
; CHECK: lhr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%half = trunc i32 %a to i16
%ext = sext i16 %half to i32
ret i32 %ext
@ -16,7 +16,7 @@ define i32 @f1(i32 %a) {
define i32 @f2(i64 %a) {
; CHECK: f2:
; CHECK: lhr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%half = trunc i64 %a to i16
%ext = sext i16 %half to i32
ret i32 %ext

6
test/CodeGen/SystemZ/int-conv-06.ll
View File

@ -6,7 +6,7 @@
define i32 @f1(i32 %a) {
; CHECK: f1:
; CHECK: llhr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%half = trunc i32 %a to i16
%ext = zext i16 %half to i32
ret i32 %ext
@ -16,7 +16,7 @@ define i32 @f1(i32 %a) {
define i32 @f2(i64 %a) {
; CHECK: f2:
; CHECK: llhr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%half = trunc i64 %a to i16
%ext = zext i16 %half to i32
ret i32 %ext
@ -26,7 +26,7 @@ define i32 @f2(i64 %a) {
define i32 @f3(i32 %a) {
; CHECK: f3:
; CHECK: llhr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%ext = and i32 %a, 65535
ret i32 %ext
}

4
test/CodeGen/SystemZ/int-conv-07.ll
View File

@ -6,7 +6,7 @@
define i64 @f1(i64 %a) {
; CHECK: f1:
; CHECK: lghr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%half = trunc i64 %a to i16
%ext = sext i16 %half to i64
ret i64 %ext
@ -16,7 +16,7 @@ define i64 @f1(i64 %a) {
define i64 @f2(i32 %a) {
; CHECK: f2:
; CHECK: lghr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%half = trunc i32 %a to i16
%ext = sext i16 %half to i64
ret i64 %ext

6
test/CodeGen/SystemZ/int-conv-08.ll
View File

@ -6,7 +6,7 @@
define i64 @f1(i32 %a) {
; CHECK: f1:
; CHECK: llghr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%half = trunc i32 %a to i16
%ext = zext i16 %half to i64
ret i64 %ext
@ -16,7 +16,7 @@ define i64 @f1(i32 %a) {
define i64 @f2(i64 %a) {
; CHECK: f2:
; CHECK: llghr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%half = trunc i64 %a to i16
%ext = zext i16 %half to i64
ret i64 %ext
@ -26,7 +26,7 @@ define i64 @f2(i64 %a) {
define i64 @f3(i64 %a) {
; CHECK: f3:
; CHECK: llghr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%ext = and i64 %a, 65535
ret i64 %ext
}

4
test/CodeGen/SystemZ/int-conv-09.ll
View File

@ -6,7 +6,7 @@
define i64 @f1(i32 %a) {
; CHECK: f1:
; CHECK: lgfr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%ext = sext i32 %a to i64
ret i64 %ext
}
@ -15,7 +15,7 @@ define i64 @f1(i32 %a) {
define i64 @f2(i64 %a) {
; CHECK: f2:
; CHECK: lgfr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%word = trunc i64 %a to i32
%ext = sext i32 %word to i64
ret i64 %ext

6
test/CodeGen/SystemZ/int-conv-10.ll
View File

@ -6,7 +6,7 @@
define i64 @f1(i32 %a) {
; CHECK: f1:
; CHECK: llgfr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%ext = zext i32 %a to i64
ret i64 %ext
}
@ -15,7 +15,7 @@ define i64 @f1(i32 %a) {
define i64 @f2(i64 %a) {
; CHECK: f2:
; CHECK: llgfr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%word = trunc i64 %a to i32
%ext = zext i32 %word to i64
ret i64 %ext
@ -25,7 +25,7 @@ define i64 @f2(i64 %a) {
define i64 @f3(i64 %a) {
; CHECK: f3:
; CHECK: llgfr %r2, %r2
; CHECk: br %r14
; CHECK: br %r14
%ext = and i64 %a, 4294967295
ret i64 %ext
}