mirror of
https://github.com/RPCS3/llvm.git
synced 2025-05-13 08:56:04 +00:00
Remove getEHExceptionRegister and getEHHandlerRegister.
They haven't been used for a long time. Patch by MathOnNapkins. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@192099 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
c697f8b288
commit
ef8c4ca252
@ -385,14 +385,6 @@ ARMBaseRegisterInfo::getFrameRegister(const MachineFunction &MF) const {
|
|||||||
return ARM::SP;
|
return ARM::SP;
|
||||||
}
|
}
|
||||||
|
|
||||||
unsigned ARMBaseRegisterInfo::getEHExceptionRegister() const {
|
|
||||||
llvm_unreachable("What is the exception register");
|
|
||||||
}
|
|
||||||
|
|
||||||
unsigned ARMBaseRegisterInfo::getEHHandlerRegister() const {
|
|
||||||
llvm_unreachable("What is the exception handler register");
|
|
||||||
}
|
|
||||||
|
|
||||||
/// emitLoadConstPool - Emits a load from constpool to materialize the
|
/// emitLoadConstPool - Emits a load from constpool to materialize the
|
||||||
/// specified immediate.
|
/// specified immediate.
|
||||||
void ARMBaseRegisterInfo::
|
void ARMBaseRegisterInfo::
|
||||||
|
@ -149,10 +149,6 @@ public:
|
|||||||
unsigned getFrameRegister(const MachineFunction &MF) const;
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
||||||
unsigned getBaseRegister() const { return BasePtr; }
|
unsigned getBaseRegister() const { return BasePtr; }
|
||||||
|
|
||||||
// Exception handling queries.
|
|
||||||
unsigned getEHExceptionRegister() const;
|
|
||||||
unsigned getEHHandlerRegister() const;
|
|
||||||
|
|
||||||
bool isLowRegister(unsigned Reg) const;
|
bool isLowRegister(unsigned Reg) const;
|
||||||
|
|
||||||
|
|
||||||
|
@ -295,13 +295,5 @@ unsigned HexagonRegisterInfo::getStackRegister() const {
|
|||||||
return Hexagon::R29;
|
return Hexagon::R29;
|
||||||
}
|
}
|
||||||
|
|
||||||
unsigned HexagonRegisterInfo::getEHExceptionRegister() const {
|
|
||||||
llvm_unreachable("What is the exception register");
|
|
||||||
}
|
|
||||||
|
|
||||||
unsigned HexagonRegisterInfo::getEHHandlerRegister() const {
|
|
||||||
llvm_unreachable("What is the exception handler register");
|
|
||||||
}
|
|
||||||
|
|
||||||
#define GET_REGINFO_TARGET_DESC
|
#define GET_REGINFO_TARGET_DESC
|
||||||
#include "HexagonGenRegisterInfo.inc"
|
#include "HexagonGenRegisterInfo.inc"
|
||||||
|
@ -78,10 +78,6 @@ struct HexagonRegisterInfo : public HexagonGenRegisterInfo {
|
|||||||
unsigned getFrameRegister(const MachineFunction &MF) const;
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
||||||
unsigned getFrameRegister() const;
|
unsigned getFrameRegister() const;
|
||||||
unsigned getStackRegister() const;
|
unsigned getStackRegister() const;
|
||||||
|
|
||||||
// Exception handling queries.
|
|
||||||
unsigned getEHExceptionRegister() const;
|
|
||||||
unsigned getEHHandlerRegister() const;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
} // end namespace llvm
|
} // end namespace llvm
|
||||||
|
@ -240,12 +240,3 @@ getFrameRegister(const MachineFunction &MF) const {
|
|||||||
|
|
||||||
}
|
}
|
||||||
|
|
||||||
unsigned MipsRegisterInfo::
|
|
||||||
getEHExceptionRegister() const {
|
|
||||||
llvm_unreachable("What is the exception register");
|
|
||||||
}
|
|
||||||
|
|
||||||
unsigned MipsRegisterInfo::
|
|
||||||
getEHHandlerRegister() const {
|
|
||||||
llvm_unreachable("What is the exception handler register");
|
|
||||||
}
|
|
||||||
|
@ -68,10 +68,6 @@ public:
|
|||||||
/// Debug information queries.
|
/// Debug information queries.
|
||||||
unsigned getFrameRegister(const MachineFunction &MF) const;
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
||||||
|
|
||||||
/// Exception handling queries.
|
|
||||||
unsigned getEHExceptionRegister() const;
|
|
||||||
unsigned getEHHandlerRegister() const;
|
|
||||||
|
|
||||||
/// \brief Return GPR register class.
|
/// \brief Return GPR register class.
|
||||||
virtual const TargetRegisterClass *intRegClass(unsigned Size) const = 0;
|
virtual const TargetRegisterClass *intRegClass(unsigned Size) const = 0;
|
||||||
|
|
||||||
|
@ -691,14 +691,6 @@ unsigned PPCRegisterInfo::getFrameRegister(const MachineFunction &MF) const {
|
|||||||
return TFI->hasFP(MF) ? PPC::X31 : PPC::X1;
|
return TFI->hasFP(MF) ? PPC::X31 : PPC::X1;
|
||||||
}
|
}
|
||||||
|
|
||||||
unsigned PPCRegisterInfo::getEHExceptionRegister() const {
|
|
||||||
return !Subtarget.isPPC64() ? PPC::R3 : PPC::X3;
|
|
||||||
}
|
|
||||||
|
|
||||||
unsigned PPCRegisterInfo::getEHHandlerRegister() const {
|
|
||||||
return !Subtarget.isPPC64() ? PPC::R4 : PPC::X4;
|
|
||||||
}
|
|
||||||
|
|
||||||
unsigned PPCRegisterInfo::getBaseRegister(const MachineFunction &MF) const {
|
unsigned PPCRegisterInfo::getBaseRegister(const MachineFunction &MF) const {
|
||||||
if (!hasBasePointer(MF))
|
if (!hasBasePointer(MF))
|
||||||
return getFrameRegister(MF);
|
return getFrameRegister(MF);
|
||||||
|
@ -97,10 +97,6 @@ public:
|
|||||||
bool hasBasePointer(const MachineFunction &MF) const;
|
bool hasBasePointer(const MachineFunction &MF) const;
|
||||||
bool canRealignStack(const MachineFunction &MF) const;
|
bool canRealignStack(const MachineFunction &MF) const;
|
||||||
bool needsStackRealignment(const MachineFunction &MF) const;
|
bool needsStackRealignment(const MachineFunction &MF) const;
|
||||||
|
|
||||||
// Exception handling queries.
|
|
||||||
unsigned getEHExceptionRegister() const;
|
|
||||||
unsigned getEHHandlerRegister() const;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
} // end namespace llvm
|
} // end namespace llvm
|
||||||
|
@ -182,10 +182,3 @@ unsigned SparcRegisterInfo::getFrameRegister(const MachineFunction &MF) const {
|
|||||||
return SP::I6;
|
return SP::I6;
|
||||||
}
|
}
|
||||||
|
|
||||||
unsigned SparcRegisterInfo::getEHExceptionRegister() const {
|
|
||||||
llvm_unreachable("What is the exception register");
|
|
||||||
}
|
|
||||||
|
|
||||||
unsigned SparcRegisterInfo::getEHHandlerRegister() const {
|
|
||||||
llvm_unreachable("What is the exception handler register");
|
|
||||||
}
|
|
||||||
|
@ -50,10 +50,6 @@ struct SparcRegisterInfo : public SparcGenRegisterInfo {
|
|||||||
|
|
||||||
// Debug information queries.
|
// Debug information queries.
|
||||||
unsigned getFrameRegister(const MachineFunction &MF) const;
|
unsigned getFrameRegister(const MachineFunction &MF) const;
|
||||||
|
|
||||||
// Exception handling queries.
|
|
||||||
unsigned getEHExceptionRegister() const;
|
|
||||||
unsigned getEHHandlerRegister() const;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
} // end namespace llvm
|
} // end namespace llvm
|
||||||
|
@ -512,14 +512,6 @@ unsigned X86RegisterInfo::getFrameRegister(const MachineFunction &MF) const {
|
|||||||
return TFI->hasFP(MF) ? FramePtr : StackPtr;
|
return TFI->hasFP(MF) ? FramePtr : StackPtr;
|
||||||
}
|
}
|
||||||
|
|
||||||
unsigned X86RegisterInfo::getEHExceptionRegister() const {
|
|
||||||
llvm_unreachable("What is the exception register");
|
|
||||||
}
|
|
||||||
|
|
||||||
unsigned X86RegisterInfo::getEHHandlerRegister() const {
|
|
||||||
llvm_unreachable("What is the exception handler register");
|
|
||||||
}
|
|
||||||
|
|
||||||
namespace llvm {
|
namespace llvm {
|
||||||
unsigned getX86SubSuperRegister(unsigned Reg, MVT::SimpleValueType VT,
|
unsigned getX86SubSuperRegister(unsigned Reg, MVT::SimpleValueType VT,
|
||||||
bool High) {
|
bool High) {
|
||||||
|
@ -126,10 +126,6 @@ public:
|
|||||||
unsigned getBaseRegister() const { return BasePtr; }
|
unsigned getBaseRegister() const { return BasePtr; }
|
||||||
// FIXME: Move to FrameInfok
|
// FIXME: Move to FrameInfok
|
||||||
unsigned getSlotSize() const { return SlotSize; }
|
unsigned getSlotSize() const { return SlotSize; }
|
||||||
|
|
||||||
// Exception handling queries.
|
|
||||||
unsigned getEHExceptionRegister() const;
|
|
||||||
unsigned getEHHandlerRegister() const;
|
|
||||||
};
|
};
|
||||||
|
|
||||||
// getX86SubSuperRegister - X86 utility function. It returns the sub or super
|
// getX86SubSuperRegister - X86 utility function. It returns the sub or super
|
||||||
|
Loading…
x
Reference in New Issue
Block a user