3 Commits

Author SHA1 Message Date
Matt Arsenault 2aee677868 AMDGPU: Decompose all values to 32-bit pieces for calling conventions
This is the more natural lowering, and presents more opportunities to
reduce 64-bit ops to 32-bit.

This should also help avoid issues graphics shaders have had with
64-bit values, and simplify argument lowering in globalisel.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@366578 91177308-0d34-0410-b5e6-96231b3b80d8
2019-07-19 13:57:44 +00:00
Matt Arsenault 60090044fa AMDGPU: Custom lower vector_shuffle for v4i16/v4f16
Ordinarily it is lowered as a build_vector of each extract_vector_elt,
which in turn get lowered to bitcasts and bit shifts. Very little
understand the lowered extract pattern, resulting in much worse
code. We treat concat_vectors of v2i16 as legal, so prefer that.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@364959 91177308-0d34-0410-b5e6-96231b3b80d8
2019-07-02 19:15:45 +00:00
Matt Arsenault e8752a14e2 AMDGPU: Add baseline test for packed shufflevector
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@364691 91177308-0d34-0410-b5e6-96231b3b80d8
2019-06-28 23:43:40 +00:00