RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2026-08-27 21:00:01 -04:00
Code Issues Packages Projects Releases 10 Wiki Activity
135,417 Commits 39 Branches 10 Tags
release_39
Commit Graph

3 Commits

Author SHA1 Message Date
Michael Kuperstein 664a3a9314 Recommit r274692 - [X86] Transform setcc + movzbl into xorl + setcc 
xorl + setcc is generally the preferred sequence due to the partial register
stall setcc + movzbl suffers from. As a bonus, it also encodes one byte smaller.
This fixes PR28146.

The original commit tried inserting an 8bit-subreg into a GR32 (not GR32_ABCD)
which was not appreciated by fast regalloc on 32-bit.



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@274802 91177308-0d34-0410-b5e6-96231b3b80d8
 2016-07-07 22:50:23 +00:00
Michael Kuperstein bbbc2c2e2e Revert r274692 to check whether this is what breaks windows selfhost. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@274771 91177308-0d34-0410-b5e6-96231b3b80d8
 2016-07-07 16:55:35 +00:00
Michael Kuperstein d5975bb7da [X86] Transform setcc + movzbl into xorl + setcc 
xorl + setcc is generally the preferred sequence due to the partial register
stall setcc + movzbl suffers from. As a bonus, it also encodes one byte smaller.

This fixes PR28146.

Differential Revision: http://reviews.llvm.org/D21774


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@274692 91177308-0d34-0410-b5e6-96231b3b80d8
 2016-07-06 21:56:18 +00:00