RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2026-07-22 03:35:35 -04:00
Code Issues Packages Projects Releases 10 Wiki Activity
156,669 Commits 39 Branches 10 Tags
testing
Commit Graph

4 Commits

Author SHA1 Message Date
Alexander Timofeev f9e9586c80 [AMDGPU] Switch scalarize global loads ON by default 
Differential revision: https://reviews.llvm.org/D34407

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@307097 91177308-0d34-0410-b5e6-96231b3b80d8
 2017-07-04 17:32:00 +00:00
Stanislav Mekhanoshin 8b38a13919 [AMDGPU] Add pattern for v_alignbit_b32 with immediate 
If immediate in shift is less than 32 we can use alignbit too.

Differential Revision: https://reviews.llvm.org/D34729

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@306500 91177308-0d34-0410-b5e6-96231b3b80d8
 2017-06-28 02:52:39 +00:00
Stanislav Mekhanoshin a5e3faf5db Allow to truncate left shift with non-constant shift amount 
That is pretty common for clang to produce code like
(shl %x, (and %amt, 31)). In this situation we can still perform
trunc (shl) into shl (trunc) conversion given the known value
range of shift amount.

Differential Revision: https://reviews.llvm.org/D34723

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@306499 91177308-0d34-0410-b5e6-96231b3b80d8
 2017-06-28 02:37:11 +00:00
Stanislav Mekhanoshin 040f338ab8 [AMDGPU] Add 2 new alignbit patterns 
Differential Revision: https://reviews.llvm.org/D34655

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@306449 91177308-0d34-0410-b5e6-96231b3b80d8
 2017-06-27 19:10:47 +00:00