RPCS3/llvm - llvm - Gitea: Git with a cup of tea

RPCS3/llvm

Fork 0

mirror of https://github.com/RPCS3/llvm.git synced 2025-01-01 09:18:30 +00:00

Commit Graph

Author	SHA1	Message	Date
Cameron Zwarich	d0aacbcc2e	Split a store of a VMOVDRR into two integer stores to avoid mixing NEON and ARM stores of arguments in the same cache line. This fixes the second half of <rdar://problem/8674845>. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@129345 91177308-0d34-0410-b5e6-96231b3b80d8	2011-04-12 02:24:17 +00:00
Cameron Zwarich	4071a71112	Do some peephole optimizations to remove pointless VMOVs from Neon to integer registers that arise from argument shuffling with the soft float ABI. These instructions are particularly slow on Cortex A8. This fixes one half of <rdar://problem/8674845>. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128759 91177308-0d34-0410-b5e6-96231b3b80d8	2011-04-02 02:40:43 +00:00

Author

SHA1

Message

Date

Cameron Zwarich

d0aacbcc2e

Split a store of a VMOVDRR into two integer stores to avoid mixing NEON and ARM

stores of arguments in the same cache line. This fixes the second half of
<rdar://problem/8674845>.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@129345 91177308-0d34-0410-b5e6-96231b3b80d8

2011-04-12 02:24:17 +00:00

Cameron Zwarich

4071a71112

Do some peephole optimizations to remove pointless VMOVs from Neon to integer

registers that arise from argument shuffling with the soft float ABI. These
instructions are particularly slow on Cortex A8. This fixes one half of
<rdar://problem/8674845>.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@128759 91177308-0d34-0410-b5e6-96231b3b80d8

2011-04-02 02:40:43 +00:00

2 Commits