mirror of
https://github.com/RPCS3/llvm.git
synced 2026-08-28 05:10:05 -04:00
Alex Bradbury
ff43d39338
This patch switches the default for -riscv-no-aliases to false and updates all affected MC and CodeGen tests. As recommended in D41071, MC tests use the canonical instructions and the CodeGen tests use the aliases. Additionally, for the f and d instructions with rounding mode, the tests for the aliased versions are moved and tightened such that they can actually detect if alias emission is enabled. (see D40902 for context) Differential Revision: https://reviews.llvm.org/D41225 Patch by Mario Werner. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@320797 91177308-0d34-0410-b5e6-96231b3b80d8
87 lines
2.7 KiB
C++
87 lines
2.7 KiB
C++
//===-- RISCVInstPrinter.cpp - Convert RISCV MCInst to asm syntax ---------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This class prints an RISCV MCInst to a .s file.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "RISCVInstPrinter.h"
|
|
#include "MCTargetDesc/RISCVBaseInfo.h"
|
|
#include "llvm/MC/MCAsmInfo.h"
|
|
#include "llvm/MC/MCExpr.h"
|
|
#include "llvm/MC/MCInst.h"
|
|
#include "llvm/MC/MCRegisterInfo.h"
|
|
#include "llvm/MC/MCSymbol.h"
|
|
#include "llvm/Support/CommandLine.h"
|
|
#include "llvm/Support/ErrorHandling.h"
|
|
#include "llvm/Support/FormattedStream.h"
|
|
using namespace llvm;
|
|
|
|
#define DEBUG_TYPE "asm-printer"
|
|
|
|
// Include the auto-generated portion of the assembly writer.
|
|
#define PRINT_ALIAS_INSTR
|
|
#include "RISCVGenAsmWriter.inc"
|
|
|
|
static cl::opt<bool>
|
|
NoAliases("riscv-no-aliases",
|
|
cl::desc("Disable the emission of assembler pseudo instructions"),
|
|
cl::init(false),
|
|
cl::Hidden);
|
|
|
|
void RISCVInstPrinter::printInst(const MCInst *MI, raw_ostream &O,
|
|
StringRef Annot, const MCSubtargetInfo &STI) {
|
|
if (NoAliases || !printAliasInstr(MI, O))
|
|
printInstruction(MI, O);
|
|
printAnnotation(O, Annot);
|
|
}
|
|
|
|
void RISCVInstPrinter::printRegName(raw_ostream &O, unsigned RegNo) const {
|
|
O << getRegisterName(RegNo);
|
|
}
|
|
|
|
void RISCVInstPrinter::printOperand(const MCInst *MI, unsigned OpNo,
|
|
raw_ostream &O, const char *Modifier) {
|
|
assert((Modifier == 0 || Modifier[0] == 0) && "No modifiers supported");
|
|
const MCOperand &MO = MI->getOperand(OpNo);
|
|
|
|
if (MO.isReg()) {
|
|
printRegName(O, MO.getReg());
|
|
return;
|
|
}
|
|
|
|
if (MO.isImm()) {
|
|
O << MO.getImm();
|
|
return;
|
|
}
|
|
|
|
assert(MO.isExpr() && "Unknown operand kind in printOperand");
|
|
MO.getExpr()->print(O, &MAI);
|
|
}
|
|
|
|
void RISCVInstPrinter::printFenceArg(const MCInst *MI, unsigned OpNo,
|
|
raw_ostream &O) {
|
|
unsigned FenceArg = MI->getOperand(OpNo).getImm();
|
|
if ((FenceArg & RISCVFenceField::I) != 0)
|
|
O << 'i';
|
|
if ((FenceArg & RISCVFenceField::O) != 0)
|
|
O << 'o';
|
|
if ((FenceArg & RISCVFenceField::R) != 0)
|
|
O << 'r';
|
|
if ((FenceArg & RISCVFenceField::W) != 0)
|
|
O << 'w';
|
|
}
|
|
|
|
void RISCVInstPrinter::printFRMArg(const MCInst *MI, unsigned OpNo,
|
|
raw_ostream &O) {
|
|
auto FRMArg =
|
|
static_cast<RISCVFPRndMode::RoundingMode>(MI->getOperand(OpNo).getImm());
|
|
O << RISCVFPRndMode::roundingModeToString(FRMArg);
|
|
}
|