| .. |
|
arm-tests.txt
|
Fix decoding for indexed STRB and LDRB. Fixes <rdar://problem/9926161>.
|
2011-08-11 20:47:56 +00:00 |
|
dg.exp
|
|
|
|
invalid-Bcc-thumb.txt
|
Tighten Thumb1 branch predicate decoding.
|
2011-08-09 21:07:45 +00:00 |
|
invalid-BFI-arm.txt
|
Create a new register class for the set of all GPRs except the PC. Use it to tighten our decoding of BFI.
|
2011-08-09 22:48:45 +00:00 |
|
invalid-CPS2p-arm.txt
|
Tighten operand checking on CPS instructions.
|
2011-08-09 23:05:39 +00:00 |
|
invalid-CPS3p-arm.txt
|
Tighten operand checking on CPS instructions.
|
2011-08-09 23:05:39 +00:00 |
|
invalid-DMB-thumb.txt
|
Tighten operand checking on memory barrier instructions.
|
2011-08-09 23:25:42 +00:00 |
|
invalid-DSB-arm.txt
|
Tighten operand checking on memory barrier instructions.
|
2011-08-09 23:25:42 +00:00 |
|
invalid-LDC-form-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-LDR_POST-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-LDR_PRE-arm.txt
|
Tighten operand decoding of addrmode2 instruction. The offset register cannot be PC.
|
2011-08-11 18:55:42 +00:00 |
|
invalid-LDRB_POST-arm.txt
|
Tighten decoding of addrmode2 instructions to reject more UNPREDICTABLE cases.
|
2011-08-11 19:00:18 +00:00 |
|
invalid-LDRD_PRE-thumb.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-LDRrs-arm.txt
|
Fix single word and unsigned byte data transfer instruction encodings so that
|
2011-03-31 19:28:35 +00:00 |
|
invalid-LDRT-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-LSL-regform.txt
|
Tighten operand checking of register-shifted-register operands.
|
2011-08-09 23:33:27 +00:00 |
|
invalid-MCR-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-MOVr-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-MOVs-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-MOVs-LSL-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-MOVTi16-arm.txt
|
Push GPRnopc through a large number of instruction definitions to tighten operand decoding.
|
2011-08-10 00:03:03 +00:00 |
|
invalid-MSRi-arm.txt
|
Continue to tighten decoding by performing more operand validation.
|
2011-08-11 20:21:46 +00:00 |
|
invalid-RFEorLDMIA-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-RSC-arm.txt
|
Tighten operand checking of register-shifted-register operands.
|
2011-08-09 23:33:27 +00:00 |
|
invalid-SBFX-arm.txt
|
Push GPRnopc through a large number of instruction definitions to tighten operand decoding.
|
2011-08-10 00:03:03 +00:00 |
|
invalid-SMLAD-arm.txt
|
Push GPRnopc through a large number of instruction definitions to tighten operand decoding.
|
2011-08-10 00:03:03 +00:00 |
|
invalid-SRS-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-SSAT-arm.txt
|
Push GPRnopc through a large number of instruction definitions to tighten operand decoding.
|
2011-08-10 00:03:03 +00:00 |
|
invalid-STMIA_UPD-thumb.txt
|
Continue to tighten decoding by performing more operand validation.
|
2011-08-11 20:21:46 +00:00 |
|
invalid-STRBrs-arm.txt
|
Continue to tighten decoding by performing more operand validation.
|
2011-08-11 20:21:46 +00:00 |
|
invalid-SXTB-arm.txt
|
Push GPRnopc through a large number of instruction definitions to tighten operand decoding.
|
2011-08-10 00:03:03 +00:00 |
|
invalid-t2Bcc-thumb.txt
|
Tighten operand checking on memory barrier instructions.
|
2011-08-09 23:25:42 +00:00 |
|
invalid-t2LDRBT-thumb.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-t2LDREXD-thumb.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-t2LDRSHi8-thumb.txt
|
Improve operand validation for Thumb2 addressing modes.
|
2011-08-11 20:40:40 +00:00 |
|
invalid-t2LDRSHi12-thumb.txt
|
Improve operand validation for Thumb2 addressing modes.
|
2011-08-11 20:40:40 +00:00 |
|
invalid-t2STR_POST-thumb.txt
|
Improve operand validation for Thumb2 addressing modes.
|
2011-08-11 20:40:40 +00:00 |
|
invalid-t2STRD_PRE-thumb.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-t2STREXB-thumb.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-t2STREXD-thumb.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-UMAAL-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-UQADD8-arm.txt
|
Push GPRnopc through a large number of instruction definitions to tighten operand decoding.
|
2011-08-10 00:03:03 +00:00 |
|
invalid-VLD1DUPq8_UPD-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-VLD3DUPd32_UPD-thumb.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-VLDMSDB_UPD-arm.txt
|
Improve error checking in the new ARM disassembler. Patch by James Molloy.
|
2011-08-11 18:24:51 +00:00 |
|
invalid-VQADD-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
invalid-VST2b32_UPD-arm.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
neon-tests.txt
|
Replace the existing ARM disassembler with a new one based on the FixedLenDecoderEmitter.
|
2011-08-09 20:55:18 +00:00 |
|
thumb-printf.txt
|
Disassembly of A8.6.59 LDR (literal) Encoding T1 (16-bit thumb instruction) should
|
2011-04-22 19:12:43 +00:00 |
|
thumb-tests.txt
|
Add initial support for decoding NEON instructions in Thumb2 mode.
|
2011-08-10 19:01:10 +00:00 |
508e1d3db5