Logo
Explore Help
Register Sign In
RPCS3/llvm
1
0
Fork 0
You've already forked llvm
mirror of https://github.com/RPCS3/llvm.git synced 2025-05-22 21:35:57 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm/test/MC/Disassembler
History
Craig Topper a6f2bdc947 [X86] Add nopq instruction which is a rex encoded version of nopl for gas compatibility.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@308818 91177308-0d34-0410-b5e6-96231b3b80d8
2017-07-22 01:30:53 +00:00
..
AArch64
[AArch64] armv8-A doesn't have CRC.
2017-05-03 20:33:52 +00:00
AMDGPU
[AMDGPU][MC][GFX9] Added support of VOP3 'op_sel' modifier
2017-07-21 13:54:11 +00:00
ARM
[ARM] Saturation instructions are DSP-only
2016-07-25 22:25:25 +00:00
Hexagon
[Hexagon] Replace instruction definitions with auto-generated ones
2017-02-10 15:33:13 +00:00
Lanai
[lanai] Add Lanai backend.
2016-03-28 13:09:54 +00:00
Mips
Revert "Reland "[mips][mt][6/7] Add support for mftr, mttr instructions.""
2017-07-14 15:08:05 +00:00
PowerPC
[Power9] Added support for the modsw, moduw, modsd, modud hardware instructions.
2017-06-12 17:58:42 +00:00
Sparc
This change adds co-processor condition branching and conditional traps to the Sparc back-end.
2016-03-09 18:20:21 +00:00
SystemZ
[SystemZ] Add support for IBM z14 processor (3/3)
2017-07-17 17:44:20 +00:00
X86
[X86] Add nopq instruction which is a rex encoded version of nopl for gas compatibility.
2017-07-22 01:30:53 +00:00
XCore
Reduce verbiage of lit.local.cfg files
2014-06-09 22:42:55 +00:00
Powered by Gitea Version: 1.23.8 Page: 710ms Template: 8ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API