llvm/test/CodeGen/PowerPC/quadint-return.ll
Puyan Lotfi 1076969bfe Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.




git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@323922 91177308-0d34-0410-b5e6-96231b3b80d8
2018-01-31 22:04:26 +00:00

20 lines
607 B
LLVM

; REQUIRES: asserts
; RUN: llc -verify-machineinstrs -O0 -debug -o - < %s 2>&1 | FileCheck %s
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
target triple = "powerpc64-unknown-linux-gnu"
define i128 @foo() nounwind {
entry:
%x = alloca i128, align 16
store i128 27, i128* %x, align 16
%0 = load i128, i128* %x, align 16
ret i128 %0
}
; CHECK: ********** Function: foo
; CHECK: ********** FAST REGISTER ALLOCATION **********
; CHECK: $x3 = COPY %{{[0-9]+}}
; CHECK-NEXT: $x4 = COPY %{{[0-9]+}}
; CHECK-NEXT: BLR