This website requires JavaScript.
Explore
Help
Register
Sign In
RPCS3
/
llvm
Watch
1
Star
0
Fork
0
You've already forked llvm
mirror of
https://github.com/RPCS3/llvm.git
synced
2024-12-25 13:35:10 +00:00
Code
Issues
Actions
Packages
Projects
Releases
Wiki
Activity
c3115a02c5
llvm
/
test
/
CodeGen
/
Blackfin
History
Jakob Stoklund Olesen
7d927212de
Add XFAIL testcase for setcc undef.
...
git-svn-id:
https://llvm.org/svn/llvm-project/llvm/trunk@79093
91177308-0d34-0410-b5e6-96231b3b80d8
2009-08-15 12:10:22 +00:00
..
2009-08-04-LowerExtract-Live.ll
LowerSubregsInstructionPass::LowerExtract should not extend the live range of registers.
2009-08-04 20:01:11 +00:00
2009-08-11-RegScavenger-CSR.ll
Rebuild RegScavenger::DistanceMap each time it is needed.
2009-08-11 06:25:12 +00:00
2009-08-15-LiveIn-SubReg.ll
Add XFAIL test case for a scavenger assert.
2009-08-15 12:09:56 +00:00
2009-08-15-MissingDead.ll
Update LocalRewriter::DistanceMap when inserting stack loads.
2009-08-15 11:03:03 +00:00
2009-08-15-SetCC-Undef.ll
Add XFAIL testcase for setcc undef.
2009-08-15 12:10:22 +00:00
add-overflow.ll
add.ll
addsub-i128.ll
Fix issue in regscavenger when scavenging a callee-saved register that has not been spilled.
2009-08-02 20:29:41 +00:00
basic-i1.ll
basic-i8.ll
basic-i16.ll
basic-i32.ll
basic-i64.ll
basictest.ll
burg.ll
cmp64.ll
cmp-small-imm.ll
Never add a kill flag to a constrained physical register in a two-addr instruction.
2009-08-02 19:13:03 +00:00
ct32.ll
ct64.ll
ctlz16.ll
ctlz64.ll
ctpop16.ll
cttz16.ll
cycles.ll
Add support for READCYCLECOUNTER in Blackfin back-end.
2009-08-08 21:42:22 +00:00
dg.exp
double-cast.ll
frameindex.ll
i1mem.ll
i1ops.ll
i8mem.ll
i17mem.ll
i56param.ll
i216mem.ll
i248mem.ll
i256mem.ll
i256param.ll
inline-asm.ll
int-setcc.ll
invalid-apint.ll
jumptable.ll
large-switch.ll
load-i16.ll
logic-i16.ll
many-args.ll
mulhu.ll
printf2.ll
Turn some insert_subreg, extract_subreg, subreg_to_reg into implicit_defs.
2009-08-05 03:53:14 +00:00
printf.ll
promote-logic.ll
Don't build illegal ops in DAGCombiner::SimplifyBinOpWithSameOpcodeHands().
2009-08-08 20:42:17 +00:00
promote-setcc.ll
Never add a kill flag to a constrained physical register in a two-addr instruction.
2009-08-02 19:13:03 +00:00
sdiv.ll
simple-select.ll
switch2.ll
switch.ll
sync-intr.ll
Add some basic blackfin intrinsics.
2009-08-02 18:28:11 +00:00