RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-02-24 21:00:36 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
llvm/test/CodeGen/Hexagon
History
Krzysztof Parzyszek c4071bcc5b [Hexagon] Return 0 from getDotNewPredOp when .new opcode does not exist 
This allows using this function to test if an instruction can be converted
to a .new form.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@304549 91177308-0d34-0410-b5e6-96231b3b80d8
2017-06-02 14:07:06 +00:00
..
intrinsics
…
loop-idiom
[Hexagon] Handle long-running simplification loop in idiom recognition
2017-06-01 18:00:47 +00:00
vect
…
absaddr-store.ll
…
absimm.ll
…
adde.ll
…
addh-sext-trunc.ll
…
addh-shifted.ll
…
addh.ll
…
addr-calc-opt.ll
…
addrmode-globoff.mir
[Hexagon] Generate proper offset in opt-addr-mode
2017-04-19 15:15:51 +00:00
addrmode-indoff.ll
…
adjust-latency-stackST.ll
[Hexagon] Adjust latency between allocframe and the first store on stack
2017-05-03 15:33:09 +00:00
alu64.ll
…
always-ext.ll
…
anti-dep-partial.mir
…
args.ll
…
ashift-left-right.ll
…
Atomics.ll
…
avoid-predspill-calleesaved.ll
…
avoid-predspill.ll
…
barrier-flag.ll
…
base-offset-addr.ll
…
base-offset-post.ll
…
bit-bitsplit-at.ll
…
bit-bitsplit-src.ll
…
bit-bitsplit.ll
…
bit-eval.ll
…
bit-ext-sat.ll
…
bit-extract-off.ll
…
bit-extract.ll
…
bit-extractu-half.ll
…
bit-gen-rseq.ll
…
bit-has.ll
…
bit-loop-rc-mismatch.ll
…
bit-loop.ll
…
bit-phi.ll
…
bit-rie.ll
Add address space mangling to lifetime intrinsics
2017-04-10 20:18:21 +00:00
bit-skip-byval.ll
…
bit-validate-reg.ll
…
bit-visit-flowq.ll
…
bitconvert-vector.ll
…
bitmanip.ll
…
block-addr.ll
…
block-ranges-nodef.ll
…
branch-folder-hoist-kills.mir
Remove stale live-ins in the branch folder
2017-05-05 12:20:07 +00:00
branch-non-mbb.ll
…
branchfolder-keep-impdef.ll
…
BranchPredict.ll
…
brev_ld.ll
…
brev_st.ll
…
bugAsmHWloop.ll
…
build-vector-shuffle.ll
…
builtin-expect.ll
…
builtin-prefetch-offset.ll
…
builtin-prefetch.ll
…
calling-conv-2.ll
…
callr-dep-edge.ll
…
cext-check.ll
…
cext-valid-packet1.ll
…
cext-valid-packet2.ll
…
cext.ll
…
cexti16.ll
…
cfgopt-fall-through.ll
[Hexagon] Do not move a block if it is on a fall-through path
2017-04-28 21:54:11 +00:00
cfi-late.ll
…
cfi-offset.ll
…
checktabs.ll
…
circ_ld.ll
…
circ_ldd_bug.ll
…
circ_ldw.ll
…
circ_st.ll
…
circ-load-isel.ll
…
clr_set_toggle.ll
…
cmp_pred2.ll
…
cmp_pred_reg.ll
…
cmp_pred.ll
…
cmp-extend.ll
…
cmp-promote.ll
…
cmp-to-genreg.ll
…
cmp-to-predreg.ll
…
cmp.ll
…
cmpb_pred.ll
…
cmpb-eq.ll
…
combine_ir.ll
…
combine.ll
…
common-gep-basic.ll
…
common-gep-icm.ll
…
compound.ll
…
const64.ll
…
const-pool-tf.ll
…
constp-clb.ll
…
constp-combine-neg.ll
…
constp-ctb.ll
…
constp-extract.ll
…
constp-physreg.ll
…
constp-rewrite-branches.ll
…
constp-rseq.ll
…
constp-vsplat.ll
…
convert-to-dot-old.ll
…
convertdptoint.ll
…
convertdptoll.ll
…
convertsptoint.ll
…
convertsptoll.ll
…
copy-to-combine-dbg.ll
…
csr-func-usedef.ll
…
ctor.ll
…
dadd.ll
…
dead-store-stack.ll
…
dmul.ll
…
double.ll
…
doubleconvert-ieee-rnd-near.ll
…
dsub.ll
…
dualstore.ll
…
duplex.ll
…
early-if-conversion-bug1.ll
…
early-if-merge-loop.ll
…
early-if-phi-i1.ll
…
early-if-spare.ll
…
early-if-vecpi.ll
…
early-if-vecpred.ll
…
early-if.ll
…
eh_return.ll
…
eliminate-pred-spill.ll
…
expand-condsets-basic.ll
…
expand-condsets-dead-bad.ll
…
expand-condsets-dead-pred.ll
…
expand-condsets-def-undef.mir
…
expand-condsets-extend.ll
…
expand-condsets-impuse.mir
…
expand-condsets-pred-undef.ll
…
expand-condsets-rm-reg.mir
…
expand-condsets-rm-segment.ll
…
expand-condsets-same-inputs.mir
…
expand-condsets-undef2.ll
…
expand-condsets-undef.ll
…
expand-vstorerw-undef2.ll
…
expand-vstorerw-undef.ll
…
extload-combine.ll
…
extract-basic.ll
…
fadd.ll
…
fcmp.ll
…
find-loop-instr.ll
…
fixed-spill-mutable.ll
…
float-amode.ll
…
float.ll
…
floatconvert-ieee-rnd-near.ll
…
fminmax.ll
…
fmul.ll
…
frame-offset-overflow.ll
…
frame.ll
…
fsel.ll
…
fsub.ll
…
fusedandshift.ll
…
gp-plus-offset-load.ll
…
gp-plus-offset-store.ll
…
gp-rel.ll
…
hwloop1.ll
…
hwloop2.ll
…
hwloop3.ll
…
hwloop4.ll
…
hwloop5.ll
…
hwloop-cleanup.ll
…
hwloop-const.ll
…
hwloop-crit-edge.ll
…
hwloop-dbg.ll
…
hwloop-le.ll
…
hwloop-loop1.ll
Add address space mangling to lifetime intrinsics
2017-04-10 20:18:21 +00:00
hwloop-lt1.ll
…
hwloop-lt.ll
…
hwloop-missed.ll
…
hwloop-ne.ll
…
hwloop-noreturn-call.ll
…
hwloop-ph-deadcode.ll
…
hwloop-pos-ivbump1.ll
…
hwloop-preh.ll
…
hwloop-preheader.ll
…
hwloop-range.ll
…
hwloop-recursion.ll
…
hwloop-wrap2.ll
…
hwloop-wrap.ll
…
i1_VarArg.ll
…
i8_VarArg.ll
…
i16_VarArg.ll
…
idxload-with-zero-offset.ll
…
ifcvt-diamond-bad.ll
…
ifcvt-diamond-bug-2016-08-26.ll
…
ifcvt-edge-weight.ll
…
ifcvt-impuse-livein.mir
…
ifcvt-live-subreg.mir
…
ifcvt-simple-bprob.ll
…
indirect-br.ll
…
inline-asm-hexagon.ll
…
inline-asm-i1.ll
…
inline-asm-qv.ll
…
inline-asm-vecpred128.ll
…
insert4.ll
…
insert-basic.ll
…
invalid-dotnew-attempt.mir
[Hexagon] Fix dependence check in the packetizer
2017-06-01 18:02:40 +00:00
is-legal-void.ll
…
isel-exti1.ll
…
isel-i1arg-crash.ll
…
isel-op-zext-i1.ll
…
lit.local.cfg
…
livephysregs-lane-masks2.mir
…
livephysregs-lane-masks.mir
…
loadi1-G0.ll
…
loadi1-v4-G0.ll
…
loadi1-v4.ll
…
loadi1.ll
…
long-calls.ll
…
loop-prefetch.ll
…
lower-extract-subvector.ll
…
macint.ll
…
maxd.ll
…
maxh.ll
…
maxud.ll
…
maxuw.ll
…
maxw.ll
…
mem-fi-add.ll
…
memcpy-likely-aligned.ll
…
memops1.ll
…
memops2.ll
…
memops3.ll
…
memops-stack.ll
Add address space mangling to lifetime intrinsics
2017-04-10 20:18:21 +00:00
memops.ll
…
mind.ll
…
minu-zext-8.ll
…
minu-zext-16.ll
…
minud.ll
…
minuw.ll
…
minw.ll
…
misaligned_double_vector_store_not_fast.ll
…
misaligned-access.ll
…
misched-top-rptracker-sync.ll
…
mpy.ll
…
mul64-sext.ll
[Hexagon] Improve code generation for 32x32-bit multiplication
2017-05-30 17:47:51 +00:00
mulhs.ll
…
multi-cycle.ll
[Hexagon] Don't ignore mult-cycle latency information
2017-05-02 18:12:19 +00:00
mux-basic.ll
…
newify-crash.ll
[Hexagon] Return 0 from getDotNewPredOp when .new opcode does not exist
2017-06-02 14:07:06 +00:00
newvaluejump2.ll
…
newvaluejump3.ll
…
newvaluejump.ll
…
newvalueSameReg.ll
…
newvaluestore.ll
…
NVJumpCmp.ll
…
opt-addr-mode.ll
…
opt-fabs.ll
…
opt-fneg.ll
…
opt-spill-volatile.ll
Add address space mangling to lifetime intrinsics
2017-04-10 20:18:21 +00:00
packetize_cond_inst.ll
…
packetize-cfi-location.ll
…
packetize-return-arg.ll
…
packetize-tailcall-arg.ll
…
peephole-kill-flags.ll
…
peephole-op-swap.ll
…
pic-jumptables.ll
…
pic-local.ll
…
pic-regusage.ll
…
pic-simple.ll
…
pic-static.ll
…
plt-rel.ll
[Hexagon] Add extenders for GD_PLT_B22_PCREL and LD_PLT_B22_PCREL
2017-05-02 18:15:33 +00:00
post-inc-aa-metadata.ll
…
post-ra-kill-update.mir
ScheduleDAGInstrs: Fix fixupKills()
2017-05-27 02:50:50 +00:00
postinc-load.ll
…
postinc-offset.ll
…
postinc-store.ll
…
pred-absolute-store.ll
…
pred-gp.ll
…
pred-instrs.ll
…
predicate-copy.ll
…
predicate-logical.ll
…
predicate-rcmp.ll
…
propagate-vcombine.ll
…
rdf-copy-undef2.ll
Add address space mangling to lifetime intrinsics
2017-04-10 20:18:21 +00:00
rdf-copy.ll
…
rdf-cover-use.ll
[RDF] Remove covered parts of reached uses for phi and use in same block
2017-05-05 22:10:32 +00:00
rdf-dead-loop.ll
…
rdf-def-mask.ll
[RDF] Correctly calculate lane masks for defs
2017-04-28 21:57:53 +00:00
rdf-extra-livein.ll
…
rdf-filter-defs.ll
…
rdf-ignore-undef.ll
…
rdf-inline-asm-fixed.ll
Add address space mangling to lifetime intrinsics
2017-04-10 20:18:21 +00:00
rdf-inline-asm.ll
…
rdf-multiple-phis-up.ll
…
rdf-phi-shadows.ll
…
rdf-phi-up.ll
Add address space mangling to lifetime intrinsics
2017-04-10 20:18:21 +00:00
rdf-reset-kills.ll
…
readcyclecounter.ll
…
reg-scavengebug-3.ll
…
reg-scavenger-valid-slot.ll
…
regalloc-bad-undef.mir
Add extra operand to CALLSEQ_START to keep frame part set up previously
2017-05-09 13:35:13 +00:00
regalloc-block-overlap.ll
…
relax.ll
…
remove_lsr.ll
…
remove-endloop.ll
…
restore-single-reg.ll
…
ret-struct-by-val.ll
…
runtime-stkchk.ll
Add address space mangling to lifetime intrinsics
2017-04-10 20:18:21 +00:00
sdata-array.ll
…
sdata-basic.ll
…
sdr-basic.ll
…
sdr-shr32.ll
…
section_7275.ll
…
select-instr-align.ll
…
sf-min-max.ll
…
sffms.ll
…
shrink-frame-basic.ll
…
signed_immediates.ll
…
simple_addend.ll
…
simpletailcall.ll
…
split-const32-const64.ll
…
stack-align1.ll
…
stack-align2.ll
…
stack-alloca1.ll
…
stack-alloca2.ll
…
static.ll
…
store-shift.ll
…
store-widen-aliased-load.ll
…
store-widen-negv2.ll
…
store-widen-negv.ll
…
store-widen.ll
…
storerd-io-over-rr.ll
…
storerinewabs.ll
…
struct_args_large.ll
…
struct_args.ll
…
sube.ll
…
subi-asl.ll
…
SUnit-boundary-prob.ll
…
swp-const-tc.ll
…
swp-dag-phi.ll
…
swp-epilog-phi10.ll
…
swp-epilog-reuse-1.ll
…
swp-epilog-reuse.ll
…
swp-matmul-bitext.ll
[Hexagon] Use automatically-generated scheduling information for HVX
2017-05-03 20:10:36 +00:00
swp-max.ll
…
swp-multi-loops.ll
…
swp-prolog-phi4.ll
…
swp-stages4.ll
…
swp-stages5.ll
…
swp-vect-dotprod.ll
…
swp-vmult.ll
…
swp-vsum.ll
…
tail-call-mem-intrinsics.ll
…
tail-call-trunc.ll
…
tail-dup-subreg-abort.ll
…
tail-dup-subreg-map.ll
…
tailcall_fastcc_ccc.ll
…
tfr-to-combine.ll
…
tls_pic.ll
…
tls_static.ll
…
two-crash.ll
…
undo-dag-shift.ll
…
union-1.ll
…
unreachable-mbb-phi-subreg.mir
Properly handle PHIs with subregisters in UnreachableBlockElim
2017-04-28 21:56:33 +00:00
usr-ovf-dep.ll
…
v6vec-vprint.ll
…
v60-cur.ll
…
v60-vsel1.ll
…
v60Intrins.ll
…
v60small.ll
…
v60Vasr.ll
…
vaddh.ll
…
validate-offset.ll
…
vassign-to-combine.ll
…
vdmpy-halide-test.ll
…
vec-pred-spill1.ll
…
vector-align.ll
…
vector-ext-load.ll
…
vload-postinc-sel.ll
…
vmpa-halide-test.ll
…
vpack_eo.ll
…
vselect-pseudo.ll
…
vsplat-isel.ll
…
zextloadi1.ll
…