.. |
AArch64
|
[AArch64] Fix PR32384: bump up the number of stores per memset and memcpy
|
2018-05-29 15:58:50 +00:00 |
AMDGPU
|
AMDGPU: Use better alignment for kernarg lowering
|
2018-05-30 16:17:51 +00:00 |
ARC
|
|
|
ARM
|
[ARM] Enable SETCCCARRY lowering for Thumb1.
|
2018-05-29 18:17:16 +00:00 |
AVR
|
|
|
BPF
|
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
|
2018-05-09 02:40:45 +00:00 |
Generic
|
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
|
2018-05-09 02:40:45 +00:00 |
Hexagon
|
[Hexagon] Use vector align-left when shift amount fits in 3 bits
|
2018-05-30 13:45:34 +00:00 |
Inputs
|
|
|
Lanai
|
|
|
Mips
|
[mips] Correct the predicates for a number of instructions.
|
2018-05-29 09:56:19 +00:00 |
MIR
|
[NFC] MIR-Canon: switching to a stable string sorting of instructions.
|
2018-05-13 06:07:20 +00:00 |
MSP430
|
Emit a left-shift instead of a power-of-two multiply for jump-tables
|
2018-05-16 08:58:26 +00:00 |
Nios2
|
|
|
NVPTX
|
[DAG] fold FP binops with undef operands to NaN
|
2018-05-21 23:54:19 +00:00 |
PowerPC
|
[PowerPC] Fix the incorrect iterator inside peephole
|
2018-05-29 13:38:56 +00:00 |
RISCV
|
[RISCV] Add peepholes for Global Address lowering patterns
|
2018-05-29 19:34:54 +00:00 |
SPARC
|
[Sparc] Select correct register class for FP register constraints
|
2018-05-30 06:07:55 +00:00 |
SystemZ
|
[SystemZ] Bugfix in combineSTORE().
|
2018-05-25 09:01:23 +00:00 |
Thumb
|
|
|
Thumb2
|
[Thumb2] fix typo in test from r332548
|
2018-05-17 03:24:25 +00:00 |
WebAssembly
|
[WebAssembly] Fix fast-isel lowering illegal argument and return types.
|
2018-05-22 04:58:36 +00:00 |
WinCFGuard
|
|
|
WinEH
|
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
|
2018-05-09 02:40:45 +00:00 |
X86
|
[X86] Update the fast-isel tests for _mm_rcp_ss, _mm_rsqrt_ss, and _mm_sqrt_ss to match clang codegen after r333572.
|
2018-05-30 18:30:44 +00:00 |
XCore
|
[DebugInfo] Add DILabel metadata and intrinsic llvm.dbg.label.
|
2018-05-09 02:40:45 +00:00 |