mirror of
https://github.com/RPCSX/llvm.git
synced 2024-12-05 02:16:46 +00:00
Fix typo in comment. Take out some random whitespace.
(Partial merge from my working file) git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@8564 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
e655a637a7
commit
305f02dd64
@ -1397,18 +1397,16 @@ void PhyRegAlloc::allocateStackSpace4SpilledLRs() {
|
||||
|
||||
|
||||
//----------------------------------------------------------------------------
|
||||
// The entry pont to Register Allocation
|
||||
// The entry point to Register Allocation
|
||||
//----------------------------------------------------------------------------
|
||||
|
||||
void PhyRegAlloc::allocateRegisters()
|
||||
{
|
||||
|
||||
// make sure that we put all register classes into the RegClassList
|
||||
// before we call constructLiveRanges (now done in the constructor of
|
||||
// PhyRegAlloc class).
|
||||
//
|
||||
LRI.constructLiveRanges(); // create LR info
|
||||
|
||||
if (DEBUG_RA >= RA_DEBUG_LiveRanges)
|
||||
LRI.printLiveRanges();
|
||||
|
||||
@ -1416,7 +1414,6 @@ void PhyRegAlloc::allocateRegisters()
|
||||
|
||||
buildInterferenceGraphs(); // build IGs in all reg classes
|
||||
|
||||
|
||||
if (DEBUG_RA >= RA_DEBUG_LiveRanges) {
|
||||
// print all LRs in all reg classes
|
||||
for ( unsigned rc=0; rc < NumOfRegClasses ; rc++)
|
||||
|
@ -1397,18 +1397,16 @@ void PhyRegAlloc::allocateStackSpace4SpilledLRs() {
|
||||
|
||||
|
||||
//----------------------------------------------------------------------------
|
||||
// The entry pont to Register Allocation
|
||||
// The entry point to Register Allocation
|
||||
//----------------------------------------------------------------------------
|
||||
|
||||
void PhyRegAlloc::allocateRegisters()
|
||||
{
|
||||
|
||||
// make sure that we put all register classes into the RegClassList
|
||||
// before we call constructLiveRanges (now done in the constructor of
|
||||
// PhyRegAlloc class).
|
||||
//
|
||||
LRI.constructLiveRanges(); // create LR info
|
||||
|
||||
if (DEBUG_RA >= RA_DEBUG_LiveRanges)
|
||||
LRI.printLiveRanges();
|
||||
|
||||
@ -1416,7 +1414,6 @@ void PhyRegAlloc::allocateRegisters()
|
||||
|
||||
buildInterferenceGraphs(); // build IGs in all reg classes
|
||||
|
||||
|
||||
if (DEBUG_RA >= RA_DEBUG_LiveRanges) {
|
||||
// print all LRs in all reg classes
|
||||
for ( unsigned rc=0; rc < NumOfRegClasses ; rc++)
|
||||
|
Loading…
Reference in New Issue
Block a user