RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-11-25 04:39:44 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[mips][msa] Correct pattern for LSA

Browse Source 
Summary:
$rs and $rt were the wrong way round in the .td and the testcase wasn't
strict enough to detect the mistake.

Reviewers: matheusalmeida

Reviewed By: matheusalmeida

Differential Revision: http://llvm-reviews.chandlerc.com/D2554

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@199498 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Daniel Sanders 2014-01-17 15:40:05 +00:00
parent 61a2eb1df5
commit 41e1c04201
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/Mips/MipsMSAInstrInfo.td
View File

@ -2297,8 +2297,8 @@ class LSA_DESC {
dag OutOperandList = (outs GPR32Opnd:$rd);
dag InOperandList = (ins GPR32Opnd:$rs, GPR32Opnd:$rt, LSAImm:$sa);
string AsmString = "lsa\t$rd, $rs, $rt, $sa";
list<dag> Pattern = [(set GPR32Opnd:$rd, (add GPR32Opnd:$rs,
(shl GPR32Opnd:$rt,
list<dag> Pattern = [(set GPR32Opnd:$rd, (add GPR32Opnd:$rt,
(shl GPR32Opnd:$rs,
immZExt2Lsa:$sa)))];
InstrItinClass Itinerary = NoItinerary;
}

4
test/CodeGen/Mips/msa/special.ll
View File

@ -11,7 +11,7 @@ entry:
declare i32 @llvm.mips.lsa(i32, i32, i32) nounwind
; CHECK: llvm_mips_lsa_test:
; CHECK: lsa {{\$[0-9]+}}, {{\$[0-9]+}}, {{\$[0-9]+}}, 2
; CHECK: lsa {{\$[0-9]+}}, $5, $4, 2
; CHECK: .size llvm_mips_lsa_test
define i32 @lsa_test(i32 %a, i32 %b) nounwind {
@ -22,5 +22,5 @@ entry:
}
; CHECK: lsa_test:
; CHECK: lsa {{\$[0-9]+}}, {{\$[0-9]+}}, {{\$[0-9]+}}, 2
; CHECK: lsa {{\$[0-9]+}}, $5, $4, 2
; CHECK: .size lsa_test