mirror of
https://github.com/RPCSX/llvm.git
synced 2024-11-27 21:50:40 +00:00
add a new MCInstPrinter::getOpcodeName interface, when it is
implemented, llvm-mc --show-inst now uses it to print the instruction opcode as well as the number. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@95929 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
780679baa7
commit
7e85180d15
@ -14,8 +14,8 @@ namespace llvm {
|
||||
class MCInst;
|
||||
class raw_ostream;
|
||||
class MCAsmInfo;
|
||||
class StringRef;
|
||||
|
||||
|
||||
/// MCInstPrinter - This is an instance of a target assembly language printer
|
||||
/// that converts an MCInst to valid target assembly syntax.
|
||||
class MCInstPrinter {
|
||||
@ -40,6 +40,10 @@ public:
|
||||
/// printInst - Print the specified MCInst to the current raw_ostream.
|
||||
///
|
||||
virtual void printInst(const MCInst *MI) = 0;
|
||||
|
||||
/// getOpcodeName - Return the name of the specified opcode enum (e.g.
|
||||
/// "MOV32ri") or empty if we can't resolve it.
|
||||
virtual StringRef getOpcodeName(unsigned Opcode) const;
|
||||
};
|
||||
|
||||
} // namespace llvm
|
||||
|
@ -617,6 +617,12 @@ void MCAsmStreamer::EmitInstruction(const MCInst &Inst) {
|
||||
raw_ostream &OS = GetCommentOS();
|
||||
OS << "<MCInst #" << Inst.getOpcode();
|
||||
|
||||
StringRef InstName;
|
||||
if (InstPrinter)
|
||||
InstName = InstPrinter->getOpcodeName(Inst.getOpcode());
|
||||
if (!InstName.empty())
|
||||
OS << ' ' << InstName;
|
||||
|
||||
for (unsigned i = 0, e = Inst.getNumOperands(); i != e; ++i) {
|
||||
OS << "\n ";
|
||||
Inst.getOperand(i).print(OS, &MAI);
|
||||
|
@ -8,7 +8,14 @@
|
||||
//===----------------------------------------------------------------------===//
|
||||
|
||||
#include "llvm/MC/MCInstPrinter.h"
|
||||
#include "llvm/ADT/StringRef.h"
|
||||
using namespace llvm;
|
||||
|
||||
MCInstPrinter::~MCInstPrinter() {
|
||||
}
|
||||
|
||||
/// getOpcodeName - Return the name of the specified opcode enum (e.g.
|
||||
/// "MOV32ri") or empty if we can't resolve it.
|
||||
StringRef MCInstPrinter::getOpcodeName(unsigned Opcode) const {
|
||||
return "";
|
||||
}
|
||||
|
@ -282,11 +282,11 @@ void X86MCCodeEmitter::EmitMemModRMByte(const MCInst &MI, unsigned Op,
|
||||
/// size, and 3) use of X86-64 extended registers.
|
||||
static unsigned DetermineREXPrefix(const MCInst &MI, unsigned TSFlags,
|
||||
const TargetInstrDesc &Desc) {
|
||||
unsigned REX = 0;
|
||||
// Pseudo instructions shouldn't get here.
|
||||
assert((TSFlags & X86II::FormMask) != X86II::Pseudo &&
|
||||
"Can't encode pseudo instrs");
|
||||
|
||||
// Pseudo instructions do not need REX prefix byte.
|
||||
if ((TSFlags & X86II::FormMask) == X86II::Pseudo)
|
||||
return 0;
|
||||
unsigned REX = 0;
|
||||
if (TSFlags & X86II::REX_W)
|
||||
REX |= 1 << 3;
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user