RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-01-26 22:45:05 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

GlobalISel: allow truncating pointer casts on AArch64.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285615 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Tim Northover 2016-10-31 18:31:09 +00:00
parent fa8311d1c9
commit d9f01d8662
3 changed files with 23 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/AArch64/AArch64InstructionSelector.cpp
View File

@ -748,6 +748,7 @@ bool AArch64InstructionSelector::select(MachineInstr &I) const {
return constrainSelectedInstRegOperands(I, TII, TRI, RBI);
}
case TargetOpcode::G_PTRTOINT:
case TargetOpcode::G_TRUNC: {
const LLT DstTy = MRI.getType(I.getOperand(0).getReg());
const LLT SrcTy = MRI.getType(I.getOperand(1).getReg());
@ -918,7 +919,6 @@ bool AArch64InstructionSelector::select(MachineInstr &I) const {
case TargetOpcode::G_INTTOPTR:
case TargetOpcode::G_PTRTOINT:
case TargetOpcode::G_BITCAST:
return selectCopy(I, TII, MRI, TRI, RBI);

4
lib/Target/AArch64/AArch64LegalizerInfo.cpp
View File

@ -169,7 +169,9 @@ AArch64LegalizerInfo::AArch64LegalizerInfo() {
setAction({G_FRAME_INDEX, p0}, Legal);
setAction({G_GLOBAL_VALUE, p0}, Legal);
setAction({G_PTRTOINT, 0, s64}, Legal);
for (auto Ty : {s1, s8, s16, s32, s64})
setAction({G_PTRTOINT, 0, Ty}, Legal);
setAction({G_PTRTOINT, 1, p0}, Legal);
setAction({G_INTTOPTR, 0, p0}, Legal);

21
test/CodeGen/AArch64/GlobalISel/arm64-instructionselect.mir
View File

@ -2522,25 +2522,42 @@ regBankSelected: true
# CHECK: registers:
# CHECK-NEXT: - { id: 0, class: gpr64all }
# CHECK-NEXT: - { id: 1, class: fpr64 }
# CHECK-NEXT: - { id: 2, class: gpr64all }
# CHECK-NEXT: - { id: 3, class: gpr64all }
# CHECK-NEXT: - { id: 2, class: gpr64 }
# CHECK-NEXT: - { id: 3, class: gpr64 }
# CHECK-NEXT: - { id: 4, class: gpr32 }
# CHECK-NEXT: - { id: 5, class: gpr32 }
# CHECK-NEXT: - { id: 6, class: gpr32 }
# CHECK-NEXT: - { id: 7, class: gpr32 }
registers:
- { id: 0, class: gpr }
- { id: 1, class: fpr }
- { id: 2, class: gpr }
- { id: 3, class: gpr }
- { id: 4, class: gpr }
- { id: 5, class: gpr }
- { id: 6, class: gpr }
- { id: 7, class: gpr }
# CHECK: body:
# CHECK: %0 = COPY %x0
# CHECK: %1 = COPY %0
# CHECK: %2 = COPY %0
# CHECK: %3 = COPY %2
# CHECK: %4 = COPY %2.sub_32
# CHECK: %5 = COPY %2.sub_32
# CHECK: %6 = COPY %2.sub_32
# CHECK: %7 = COPY %2.sub_32
body: |
bb.0:
liveins: %x0
%0(s64) = COPY %x0
%1(<8 x s8>) = G_BITCAST %0(s64)
%2(p0) = G_INTTOPTR %0
%3(s64) = G_PTRTOINT %2
%4(s32) = G_PTRTOINT %2
%5(s16) = G_PTRTOINT %2
%6(s8) = G_PTRTOINT %2
%7(s1) = G_PTRTOINT %2
...
---