| .. |
|
AsmParser
|
AArch64: TableGenerate system instruction operands.
|
2016-07-05 21:23:04 +00:00 |
|
Disassembler
|
AArch64: TableGenerate system instruction operands.
|
2016-07-05 21:23:04 +00:00 |
|
InstPrinter
|
AArch64: TableGenerate system instruction operands.
|
2016-07-05 21:23:04 +00:00 |
|
MCTargetDesc
|
Delete MCCodeGenInfo.
|
2016-06-30 18:25:11 +00:00 |
|
TargetInfo
|
|
|
|
Utils
|
AArch64: try to fix optimized build failure.
|
2016-07-05 23:15:58 +00:00 |
|
AArch64.h
|
|
|
|
AArch64.td
|
AArch64: TableGenerate system instruction operands.
|
2016-07-05 21:23:04 +00:00 |
|
AArch64A53Fix835769.cpp
|
|
|
|
AArch64A57FPLoadBalancing.cpp
|
AArch64: Do not test for CPUs, use SubtargetFeatures
|
2016-06-02 18:03:53 +00:00 |
|
AArch64AddressTypePromotion.cpp
|
|
|
|
AArch64AdvSIMDScalarPass.cpp
|
|
|
|
AArch64AsmPrinter.cpp
|
AArch64: Change modeling of zero cycle zeroing.
|
2016-07-06 21:39:33 +00:00 |
|
AArch64BranchRelaxation.cpp
|
CodeGen: Use MachineInstr& in TargetInstrInfo, NFC
|
2016-06-30 00:01:54 +00:00 |
|
AArch64CallingConvention.h
|
|
|
|
AArch64CallingConvention.td
|
|
|
|
AArch64CallLowering.cpp
|
|
|
|
AArch64CallLowering.h
|
|
|
|
AArch64CleanupLocalDynamicTLSPass.cpp
|
|
|
|
AArch64CollectLOH.cpp
|
Fix an ordering problem in r274431
|
2016-07-05 22:24:44 +00:00 |
|
AArch64ConditionalCompares.cpp
|
[AArch64] Remove unused MBP headers/dependency. NFC.
|
2016-05-05 20:58:38 +00:00 |
|
AArch64ConditionOptimizer.cpp
|
|
|
|
AArch64DeadRegisterDefinitionsPass.cpp
|
|
|
|
AArch64ExpandPseudoInsts.cpp
|
Move helper classes into anonymous namespaces. NFC.
|
2016-05-15 15:18:11 +00:00 |
|
AArch64FastISel.cpp
|
Delete AArch64II::MO_CONSTPOOL.
|
2016-05-31 18:31:14 +00:00 |
|
AArch64FrameLowering.cpp
|
AArch64: Replace a RegScavenger instance with LivePhysRegs
|
2016-07-06 21:31:27 +00:00 |
|
AArch64FrameLowering.h
|
[PEI, AArch64] Use empty spaces in stack area for local stack slot allocation.
|
2016-06-02 16:22:07 +00:00 |
|
AArch64InstrAtomics.td
|
|
|
|
AArch64InstrFormats.td
|
AArch64: TableGenerate system instruction operands.
|
2016-07-05 21:23:04 +00:00 |
|
AArch64InstrInfo.cpp
|
CodeGen: Use MachineInstr& in TargetInstrInfo, NFC
|
2016-06-30 00:01:54 +00:00 |
|
AArch64InstrInfo.h
|
CodeGen: Use MachineInstr& in TargetInstrInfo, NFC
|
2016-06-30 00:01:54 +00:00 |
|
AArch64InstrInfo.td
|
AArch64: Change modeling of zero cycle zeroing.
|
2016-07-06 21:39:33 +00:00 |
|
AArch64ISelDAGToDAG.cpp
|
AArch64: TableGenerate system instruction operands.
|
2016-07-05 21:23:04 +00:00 |
|
AArch64ISelLowering.cpp
|
Revert r259387: "AArch64: Implement missed conditional compare sequences."
|
2016-07-05 20:24:05 +00:00 |
|
AArch64ISelLowering.h
|
Revert r259387: "AArch64: Implement missed conditional compare sequences."
|
2016-07-05 20:24:05 +00:00 |
|
AArch64LoadStoreOptimizer.cpp
|
CodeGen: Use MachineInstr& in TargetInstrInfo, NFC
|
2016-06-30 00:01:54 +00:00 |
|
AArch64MachineFunctionInfo.h
|
Use arrays or initializer lists to feed ArrayRefs instead of SmallVector where possible.
|
2016-07-02 11:41:39 +00:00 |
|
AArch64MCInstLower.cpp
|
|
|
|
AArch64MCInstLower.h
|
|
|
|
AArch64PBQPRegAlloc.cpp
|
|
|
|
AArch64PBQPRegAlloc.h
|
|
|
|
AArch64PerfectShuffle.h
|
|
|
|
AArch64PromoteConstant.cpp
|
Delete more dead code.
|
2016-06-22 12:44:16 +00:00 |
|
AArch64RedundantCopyElimination.cpp
|
|
|
|
AArch64RegisterBankInfo.cpp
|
[AArch64][RegisterBankInfo] G_OR are fine on either GPR or FPR.
|
2016-06-08 16:53:32 +00:00 |
|
AArch64RegisterBankInfo.h
|
[AArch64][RegisterBankInfo] G_OR are fine on either GPR or FPR.
|
2016-06-08 16:53:32 +00:00 |
|
AArch64RegisterInfo.cpp
|
AArch64: Remove unnecessary namespace llvm; NFC
|
2016-06-28 00:54:33 +00:00 |
|
AArch64RegisterInfo.h
|
|
|
|
AArch64RegisterInfo.td
|
|
|
|
AArch64SchedA53.td
|
|
|
|
AArch64SchedA57.td
|
|
|
|
AArch64SchedA57WriteRes.td
|
|
|
|
AArch64SchedCyclone.td
|
CodeGen: Use MachineInstr& in TargetInstrInfo, NFC
|
2016-06-30 00:01:54 +00:00 |
|
AArch64SchedKryo.td
|
|
|
|
AArch64SchedKryoDetails.td
|
|
|
|
AArch64SchedM1.td
|
[AArch64] Adjust the model for the vector by element FP multiplies on Exynos M1. (NFC)
|
2016-06-24 18:58:54 +00:00 |
|
AArch64Schedule.td
|
CodeGen: Use MachineInstr& in TargetInstrInfo, NFC
|
2016-06-30 00:01:54 +00:00 |
|
AArch64SchedVulcan.td
|
[AArch64] Add Broadcom Vulcan scheduling model.
|
2016-06-30 06:42:31 +00:00 |
|
AArch64SelectionDAGInfo.cpp
|
[SDAG] Remove FixedArgs parameter from CallLoweringInfo::setCallee
|
2016-06-22 12:54:25 +00:00 |
|
AArch64SelectionDAGInfo.h
|
Pass DebugLoc and SDLoc by const ref.
|
2016-06-12 15:39:02 +00:00 |
|
AArch64StorePairSuppress.cpp
|
CodeGen: Use MachineInstr& in TargetInstrInfo, NFC
|
2016-06-30 00:01:54 +00:00 |
|
AArch64Subtarget.cpp
|
Minor code cleanup. NFC.
|
2016-07-06 23:15:18 +00:00 |
|
AArch64Subtarget.h
|
Target: Remove unused arguments from overrideSchedPolicy, NFC
|
2016-07-01 00:23:27 +00:00 |
|
AArch64SystemOperands.td
|
AArch64: TableGenerate system instruction operands.
|
2016-07-05 21:23:04 +00:00 |
|
AArch64TargetMachine.cpp
|
fix documentation comment. NFC.
|
2016-07-06 23:18:58 +00:00 |
|
AArch64TargetMachine.h
|
Delete Reloc::Default.
|
2016-05-18 22:04:49 +00:00 |
|
AArch64TargetObjectFile.cpp
|
|
|
|
AArch64TargetObjectFile.h
|
|
|
|
AArch64TargetTransformInfo.cpp
|
AArch64: Do not test for CPUs, use SubtargetFeatures
|
2016-06-02 18:03:53 +00:00 |
|
AArch64TargetTransformInfo.h
|
|
|
|
CMakeLists.txt
|
AArch64: TableGenerate system instruction operands.
|
2016-07-05 21:23:04 +00:00 |
|
LLVMBuild.txt
|
|
|
