RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2025-01-05 03:10:29 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
803eb9a9ad
llvm/test/CodeGen
History
Jacques Pienaar 261c94d576 [lanai] Use peephole optimizer to generate more conditional ALU operations. 
Summary:
* Similiar to the ARM backend yse the peephole optimizer to generate more conditional ALU operations;
* Add predicated type with default always true to RR instructions in LanaiInstrInfo.td;
* Move LanaiSetflagAluCombiner into optimizeCompare;
* The ASM parser can currently only handle explicitly specified CC, so specify ".t" (true) where needed in the ASM test;
* Remove unused MachineOperand flags;

Reviewers: eliben

Subscribers: aemerson

Differential Revision: http://reviews.llvm.org/D22072

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@274807 91177308-0d34-0410-b5e6-96231b3b80d8
2016-07-07 23:36:04 +00:00
..
AArch64 [AArch64] Change the preferred alignment for char and short to word alignment. 2016-07-07 20:02:18 +00:00
AMDGPU AMDGPU: Fix return of non-void-returning shaders 2016-07-06 08:35:17 +00:00
ARM [ARM] Do not test for CPUs, use SubtargetFeatures. Also remove 2 flags. 2016-07-06 11:22:11 +00:00
BPF [BPF] Remove exit-on-error from tests (PR27768, PR27769) 2016-05-30 08:28:34 +00:00
Generic Move CodeGen test from Generic to X86 specific directory 2016-06-10 19:14:01 +00:00
Hexagon [Hexagon] Equally-sized vectors are equivalent in ISel (except vNi1) 2016-06-27 15:08:22 +00:00
Inputs
Lanai [lanai] Use peephole optimizer to generate more conditional ALU operations. 2016-07-07 23:36:04 +00:00
Mips [mips][micromips] Implement LD, LLD, LWU, SD, DSRL, DSRL32 and DSRLV instructions 2016-06-27 08:23:28 +00:00
MIR [lanai] Use peephole optimizer to generate more conditional ALU operations. 2016-07-07 23:36:04 +00:00
MSP430
NVPTX NVPTX: Remove the legacy ptx intrinsics 2016-07-07 16:40:17 +00:00
PowerPC Ensure all uses of permute instructions feed vector stores 2016-07-06 18:03:52 +00:00
SPARC Codegen: Fix broken assumption in Tail Merge. 2016-06-24 18:16:36 +00:00
SystemZ [SystemZ] Remove AND mask of bottom 6 bits when result is used for shift/rotate 2016-07-06 18:13:11 +00:00
Thumb [Thumb] Reapply r272251 with a fix for PR28348 (mk 2) 2016-07-05 12:37:13 +00:00
Thumb2 [Thumb] Reapply r272251 with a fix for PR28348 (mk 2) 2016-07-05 12:37:13 +00:00
WebAssembly [WebAssembly] Emit type signatures for declared functions 2016-06-03 18:34:36 +00:00
WinEH revert http://reviews.llvm.org/D21101 2016-06-30 17:52:24 +00:00
X86 Recommit r274692 - [X86] Transform setcc + movzbl into xorl + setcc 2016-07-07 22:50:23 +00:00
XCore IR: Introduce Module::global_objects(). 2016-06-22 20:29:42 +00:00