RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-12-15 16:09:02 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
8a0c4fd0c6
llvm/lib/Target/SparcV8
History
Brian Gaeke 8a0c4fd0c6 Update failing SingleSource test-case list. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18171 91177308-0d34-0410-b5e6-96231b3b80d8
2004-11-23 21:10:48 +00:00
..
DelaySlotFiller.cpp Use TargetMachine::hasDelaySlot() instead of our old switch statement 2004-09-30 04:04:47 +00:00
FPMover.cpp Pass which converts FpMOVD (double move pseudoinstructions) to pairs 2004-09-29 03:24:34 +00:00
Makefile Change name of target lib to conform to new naming scheme. 2004-10-29 21:57:16 +00:00
README.txt Update failing SingleSource test-case list. 2004-11-23 21:10:48 +00:00
SparcV8.h Add createSparcV8FPMoverPass(). 2004-09-29 03:25:39 +00:00
SparcV8.td Prettify formatting of the file, adjust paths to making V8 a subdir of Sparc 2004-09-22 20:09:29 +00:00
SparcV8AsmPrinter.cpp Handle GhostLinkage case for completeness (should not be seen by the asm writer) 2004-11-19 21:49:19 +00:00
SparcV8CodeEmitter.cpp * Add baseline structural JIT code, but disable the JIT to allow llvm-gcc builds 2004-10-19 19:49:42 +00:00
SparcV8InstrFormats.td Class F2_1 already inherits the imm22 field from class F2 2004-10-14 22:32:24 +00:00
SparcV8InstrInfo.cpp Recognize FpMOVD as a move. 2004-09-29 16:45:47 +00:00
SparcV8InstrInfo.h I think that V8 should coallesce registers, don't you? 2004-07-25 06:19:04 +00:00
SparcV8InstrInfo.td Add the rest of the logical instructions. 2004-11-23 06:39:37 +00:00
SparcV8ISelSimple.cpp pseudocode for 64-bit lshr. 2004-11-23 08:14:09 +00:00
SparcV8JITInfo.h SparcV8 skeleton 2004-02-25 19:28:19 +00:00
SparcV8RegisterInfo.cpp Remove dependency on MRegisterInfo::getRegClass 2004-10-29 21:42:27 +00:00
SparcV8RegisterInfo.h Code insertion methods now return void instead of an int. 2004-08-15 22:15:11 +00:00
SparcV8RegisterInfo.td Allocate fewer registers and tighten up alignment restrictions. 2004-11-18 00:25:20 +00:00
SparcV8TargetMachine.cpp Allocate fewer registers and tighten up alignment restrictions. 2004-11-18 00:25:20 +00:00
SparcV8TargetMachine.h Implement getModuleMatchQuality and getJITMatchQuality so that v8 will be the 2004-10-09 05:57:01 +00:00

README.txt 

SparcV8 backend skeleton
------------------------

This directory houses a 32-bit SPARC V8 backend employing an expander-based
instruction selector.  It is not yet functionally complete.  Watch
this space for more news coming soon!

Current expected test failures
------------------------------

The SparcV8 backend works on many simple C++ SingleSource codes. Here
are the known SingleSource failures:

	UnitTests/SetjmpLongjmp/C++/SimpleC++Test
	Regression/C++/EH/exception_spec_test
	Regression/C++/EH/throw_rethrow_test
	Benchmarks/Shootout-C++/moments
	Benchmarks/Shootout-C++/random
	Benchmarks/Shootout-C++/wordfreq

Here are some known MultiSource test failures - this is probably not a
complete list right now.

	burg siod lambda make_dparser hbd treecc hexxagon fhourstones
	bisect testtrie eks imp bh power anagram bc distray

To-do
-----

* support shifts on longs
* support casting 64-bit integers to FP types
* support FP rem

$Date$