llvm/test/CodeGen/MIR/PowerPC/lit.local.cfg
Alex Lorenz eecbba2d64 Fix PR 24724 - The implicit register verifier shouldn't assume certain operand
order.

The implicit register verifier in the MIR parser should only check if the
instruction's default implicit operands are present in the instruction. It
should not check the order in which they occur.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@247283 91177308-0d34-0410-b5e6-96231b3b80d8
2015-09-10 14:04:34 +00:00

3 lines
71 B
INI

if not 'PowerPC' in config.root.targets:
config.unsupported = True