RPCSX/llvm
1
0
Fork 0
mirror of https://github.com/RPCSX/llvm.git synced 2024-12-28 07:05:11 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
b412e013d3
llvm/test/CodeGen/MIR/ARM
History
Matthias Braun 690a3cbc95 MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compute it 
Rename AllVRegsAllocated to NoVRegs. This avoids the connotation of
running after register and simply describes that no vregs are used in
a machine function. With that we can simply compute the property and do
not need to dump/parse it in .mir files.

Differential Revision: http://reviews.llvm.org/D23850

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@279698 91177308-0d34-0410-b5e6-96231b3b80d8
2016-08-25 01:27:13 +00:00
..
bundled-instructions.mir llc: Add support for -run-pass none 2016-07-16 02:24:59 +00:00
cfi-same-value.mir MIRParser: Use shorter cfi identifiers 2016-07-26 18:20:00 +00:00
expected-closing-brace.mir llc: Add support for -run-pass none 2016-07-16 02:24:59 +00:00
extraneous-closing-brace-error.mir llc: Add support for -run-pass none 2016-07-16 02:24:59 +00:00
imm-peephole-arm.mir [MIR] Print on the given output instead of stderr. 2016-07-13 20:36:03 +00:00
imm-peephole-thumb.mir [MIR] Print on the given output instead of stderr. 2016-07-13 20:36:03 +00:00
lit.local.cfg
nested-instruction-bundle-error.mir llc: Add support for -run-pass none 2016-07-16 02:24:59 +00:00
sched-it-debug-nodes.mir MachineFunctionProperties/MIRParser: Rename AllVRegsAllocated->NoVRegs, compute it 2016-08-25 01:27:13 +00:00