mirror of
https://github.com/joel16/uofw.git
synced 2024-10-07 00:43:31 +00:00
utils/basic-decompiler/main.cpp: This commit
is used to create a meaningful commit message for the previous commit. Intended original commit message: Added explicit (s32) casts for source registers of sign-dependent MIPS instructions. This should prevent sign-errors to occur in reverse engineered code using the output of the basic-decompiler as its base.
This commit is contained in:
parent
6c76c67da9
commit
ad6f95d334
@ -1,4 +1,4 @@
|
||||
/* Copyright (C) 2011, 2012 The uOFW team
|
||||
/* Copyright (C) 2011 - 2014 The uOFW team
|
||||
See the file COPYING for copying permission.
|
||||
*/
|
||||
|
||||
@ -84,7 +84,7 @@ std::map<std::string, Instruction> instructions =
|
||||
{"sra", {"r0 R1 i0", "%r0 = (s32)%R1 >> %i0"}},
|
||||
{"srav", {"r0 R1 R2", "%r0 = (s32)%R1 >> %R2"}},
|
||||
|
||||
{"slt", {"r0 R1 R2", "%r0 = %(s32)R1 < (s32)%R2"}},
|
||||
{"slt", {"r0 R1 R2", "%r0 = (s32)%R1 < (s32)%R2"}},
|
||||
{"sltu", {"r0 R1 R2", "%r0 = (u32)%R1 < (u32)%R2"}},
|
||||
{"slti", {"r0 R1 i0", "%r0 = (s32)%R1 < (s32)%i0"}},
|
||||
{"sltiu", {"r0 R1 i0", "%r0 = (u32)%R1 < (u32)%i0"}},
|
||||
|
Loading…
Reference in New Issue
Block a user