mirror of
https://github.com/libretro/parallel-dc.git
synced 2026-11-07 12:37:53 -10:00
Attempted backport of
https://github.com/flyinghead/flycast/commit/632731bedee26e7e786bcfbe83fd09bd6c481958#diff-4db49ea438ebaea8c723c95b43dabedb396272359f838cf31565a45e78815087 - blank screen
This commit is contained in:
twinaphex committed
1 parent
d445af5b73
commit
985bd0ad86
7 files changed
+189
-184
No files matched your search
+19
-31
@@ -28,19 +28,6 @@ static _vmem_WriteMem32FP* _vmem_WF32[HANDLER_COUNT];
|
||||
//upper 8b of the address
|
||||
static void* _vmem_MemInfo_ptr[0x100];
|
||||
|
||||
void* _vmem_get_ptr2(u32 addr,u32& mask)
|
||||
{
|
||||
u32 page=addr>>24;
|
||||
size_t iirf=(size_t)_vmem_MemInfo_ptr[page];
|
||||
void* ptr=(void*)(iirf&~HANDLER_MAX);
|
||||
|
||||
if (ptr==0)
|
||||
return 0;
|
||||
|
||||
mask=0xFFFFFFFF>>iirf;
|
||||
return ptr;
|
||||
}
|
||||
|
||||
void* _vmem_read_const(u32 addr,bool& ismem,u32 sz)
|
||||
{
|
||||
u32 page=addr>>24;
|
||||
@@ -53,19 +40,20 @@ void* _vmem_read_const(u32 addr,bool& ismem,u32 sz)
|
||||
const unat id=iirf;
|
||||
if (sz==1)
|
||||
{
|
||||
return (void*)_vmem_RF8[id/4];
|
||||
return (void*)_vmem_RF8[id];
|
||||
}
|
||||
else if (sz==2)
|
||||
{
|
||||
return (void*)_vmem_RF16[id/4];
|
||||
return (void*)_vmem_RF16[id];
|
||||
}
|
||||
else if (sz==4)
|
||||
{
|
||||
return (void*)_vmem_RF32[id/4];
|
||||
return (void*)_vmem_RF32[id];
|
||||
}
|
||||
else
|
||||
{
|
||||
die("Invalid size");
|
||||
return nullptr;
|
||||
}
|
||||
}
|
||||
else
|
||||
@@ -76,7 +64,6 @@ void* _vmem_read_const(u32 addr,bool& ismem,u32 sz)
|
||||
|
||||
return &(((u8*)ptr)[addr]);
|
||||
}
|
||||
die("Invalid memory size");
|
||||
|
||||
return 0;
|
||||
}
|
||||
@@ -93,19 +80,20 @@ void* _vmem_write_const(u32 addr,bool& ismem,u32 sz)
|
||||
const unat id=iirf;
|
||||
if (sz==1)
|
||||
{
|
||||
return (void*)_vmem_WF8[id/4];
|
||||
return (void*)_vmem_WF8[id];
|
||||
}
|
||||
else if (sz==2)
|
||||
{
|
||||
return (void*)_vmem_WF16[id/4];
|
||||
return (void*)_vmem_WF16[id];
|
||||
}
|
||||
else if (sz==4)
|
||||
{
|
||||
return (void*)_vmem_WF32[id/4];
|
||||
return (void*)_vmem_WF32[id];
|
||||
}
|
||||
else
|
||||
{
|
||||
die("Invalid size");
|
||||
return nullptr;
|
||||
}
|
||||
}
|
||||
else
|
||||
@@ -116,7 +104,6 @@ void* _vmem_write_const(u32 addr,bool& ismem,u32 sz)
|
||||
|
||||
return &(((u8*)ptr)[addr]);
|
||||
}
|
||||
die("Invalid memory size");
|
||||
|
||||
return 0;
|
||||
}
|
||||
@@ -143,11 +130,11 @@ INLINE Trv DYNACALL _vmem_readt(u32 addr)
|
||||
const u32 id=iirf;
|
||||
if (sz==1)
|
||||
{
|
||||
return (T)_vmem_RF8[id/4](addr);
|
||||
return (T)_vmem_RF8[id](addr);
|
||||
}
|
||||
else if (sz==2)
|
||||
{
|
||||
return (T)_vmem_RF16[id/4](addr);
|
||||
return (T)_vmem_RF16[id](addr);
|
||||
}
|
||||
else if (sz==4)
|
||||
{
|
||||
@@ -155,8 +142,8 @@ INLINE Trv DYNACALL _vmem_readt(u32 addr)
|
||||
}
|
||||
else if (sz==8)
|
||||
{
|
||||
T rv=_vmem_RF32[id/4](addr);
|
||||
rv|=(T)((u64)_vmem_RF32[id/4](addr+4)<<32);
|
||||
T rv=_vmem_RF32[id](addr);
|
||||
rv|=(T)((u64)_vmem_RF32[id](addr+4)<<32);
|
||||
|
||||
return rv;
|
||||
}
|
||||
@@ -165,6 +152,7 @@ INLINE Trv DYNACALL _vmem_readt(u32 addr)
|
||||
die("Invalid size");
|
||||
}
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
template u8 DYNACALL _vmem_readt<u8, u8>(u32 addr);
|
||||
template u16 DYNACALL _vmem_readt<u16, u16>(u32 addr);
|
||||
@@ -192,20 +180,20 @@ INLINE void DYNACALL _vmem_writet(u32 addr,T data)
|
||||
const u32 id=iirf;
|
||||
if (sz==1)
|
||||
{
|
||||
_vmem_WF8[id/4](addr,data);
|
||||
_vmem_WF8[id](addr,data);
|
||||
}
|
||||
else if (sz==2)
|
||||
{
|
||||
_vmem_WF16[id/4](addr,data);
|
||||
_vmem_WF16[id](addr,data);
|
||||
}
|
||||
else if (sz==4)
|
||||
{
|
||||
_vmem_WF32[id/4](addr,data);
|
||||
_vmem_WF32[id](addr,data);
|
||||
}
|
||||
else if (sz==8)
|
||||
{
|
||||
_vmem_WF32[id/4](addr,(u32)data);
|
||||
_vmem_WF32[id/4](addr+4,(u32)((u64)data>>32));
|
||||
_vmem_WF32[id](addr,(u32)data);
|
||||
_vmem_WF32[id](addr+4,(u32)((u64)data>>32));
|
||||
}
|
||||
else
|
||||
{
|
||||
@@ -311,7 +299,7 @@ void _vmem_map_handler(_vmem_handler Handler,u32 start,u32 end)
|
||||
verify(start<=end);
|
||||
for (u32 i=start;i<=end;i++)
|
||||
{
|
||||
_vmem_MemInfo_ptr[i]=((u8*)0)+(0x00000000 + Handler*4);
|
||||
_vmem_MemInfo_ptr[i] = (u8*)nullptr + Handler;
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
@@ -93,7 +93,6 @@ bool _vmem_reserve();
|
||||
void _vmem_release();
|
||||
|
||||
//dynarec helpers
|
||||
void* _vmem_get_ptr2(u32 addr,u32& mask);
|
||||
void* _vmem_read_const(u32 addr,bool& ismem,u32 sz);
|
||||
void* _vmem_write_const(u32 addr,bool& ismem,u32 sz);
|
||||
|
||||
|
||||
+56
-37
@@ -183,50 +183,36 @@ void YUV_data(u32* data , u32 count)
|
||||
verify(count==0);
|
||||
}
|
||||
|
||||
//Regs
|
||||
|
||||
//vram 32-64b
|
||||
|
||||
//read
|
||||
u8 DYNACALL pvr_read_area1_8(u32 addr)
|
||||
template<typename T>
|
||||
T DYNACALL pvr_read_area1(u32 addr)
|
||||
{
|
||||
return vram[pvr_map32(addr)];
|
||||
}
|
||||
|
||||
u16 DYNACALL pvr_read_area1_16(u32 addr)
|
||||
{
|
||||
return *(u16*)&vram.data[pvr_map32(addr)];
|
||||
}
|
||||
u32 DYNACALL pvr_read_area1_32(u32 addr)
|
||||
{
|
||||
return *(u32*)&vram.data[pvr_map32(addr)];
|
||||
return *(T *)&vram[pvr_map32(addr)];
|
||||
}
|
||||
template u8 pvr_read_area1<u8>(u32 addr);
|
||||
template u16 pvr_read_area1<u16>(u32 addr);
|
||||
template u32 pvr_read_area1<u32>(u32 addr);
|
||||
|
||||
//write
|
||||
void DYNACALL pvr_write_area1_8(u32 addr,u8 data)
|
||||
template<typename T>
|
||||
void DYNACALL pvr_write_area1(u32 addr, T data)
|
||||
{
|
||||
INFO_LOG(MEMORY, "%08x: 8-bit VRAM writes are not possible", addr);
|
||||
}
|
||||
if (sizeof(T) == 1)
|
||||
{
|
||||
INFO_LOG(MEMORY, "%08x: 8-bit VRAM writes are not possible", addr);
|
||||
return;
|
||||
}
|
||||
u32 vaddr = addr & VRAM_MASK;
|
||||
if (vaddr >= fb_watch_addr_start && vaddr < fb_watch_addr_end)
|
||||
fb_dirty = true;
|
||||
|
||||
void DYNACALL pvr_write_area1_16(u32 addr,u16 data)
|
||||
{
|
||||
u32 vaddr = addr & VRAM_MASK;
|
||||
if (vaddr >= fb_watch_addr_start && vaddr < fb_watch_addr_end)
|
||||
{
|
||||
fb_dirty = true;
|
||||
}
|
||||
*(u16*)&vram.data[pvr_map32(addr)]=data;
|
||||
}
|
||||
|
||||
void DYNACALL pvr_write_area1_32(u32 addr,u32 data)
|
||||
{
|
||||
u32 vaddr = addr & VRAM_MASK;
|
||||
if (vaddr >= fb_watch_addr_start && vaddr < fb_watch_addr_end)
|
||||
{
|
||||
fb_dirty = true;
|
||||
}
|
||||
*(u32*)&vram.data[pvr_map32(addr)] = data;
|
||||
*(T *)&vram[pvr_map32(addr)] = data;
|
||||
}
|
||||
template void pvr_write_area1<u8>(u32 addr, u8 data);
|
||||
template void pvr_write_area1<u16>(u32 addr, u16 data);
|
||||
template void pvr_write_area1<u32>(u32 addr, u32 data);
|
||||
|
||||
void TAWrite(u32 address, u32* data, u32 count)
|
||||
{
|
||||
@@ -246,7 +232,7 @@ void NOINLINE MemWrite32(void* dst, void* src)
|
||||
#if HOST_CPU!=CPU_ARM
|
||||
extern "C" void DYNACALL TAWriteSQ(u32 address,u8* sqb)
|
||||
{
|
||||
u32 address_w = address & 0x1FFFFE0;
|
||||
u32 address_w = address & 0x01FFFFE0;
|
||||
u8* sq = &sqb[address & 0x20];
|
||||
|
||||
if (likely(address_w < 0x800000))//TA poly
|
||||
@@ -261,7 +247,8 @@ extern "C" void DYNACALL TAWriteSQ(u32 address,u8* sqb)
|
||||
{
|
||||
// Used by WinCE
|
||||
DEBUG_LOG(MEMORY, "Vram TAWriteSQ 0x%X SB_LMMODE0 %d", address, SB_LMMODE0);
|
||||
if (SB_LMMODE0 == 0)
|
||||
bool path64b = (address & 0x02000000 ? SB_LMMODE1 : SB_LMMODE0) == 0;
|
||||
if (path64b)
|
||||
{
|
||||
// 64b path
|
||||
memcpy(&vram[address_w & VRAM_MASK], sq, 32);
|
||||
@@ -270,7 +257,7 @@ extern "C" void DYNACALL TAWriteSQ(u32 address,u8* sqb)
|
||||
{
|
||||
// 32b path
|
||||
for (int i = 0; i < 8; i++, address_w += 4)
|
||||
pvr_write_area1_32(address_w, ((u32 *)sq)[i]);
|
||||
pvr_write_area1<u32>(address_w, ((u32 *)sq)[i]);
|
||||
}
|
||||
}
|
||||
}
|
||||
@@ -302,3 +289,35 @@ u32 vri(u32 addr)
|
||||
{
|
||||
return *(u32*)&vram.data[pvr_map32(addr)];
|
||||
}
|
||||
|
||||
template<typename T, bool upper>
|
||||
T pvr_read_area4(u32 addr)
|
||||
{
|
||||
bool access32 = (upper ? SB_LMMODE1 : SB_LMMODE0) == 1;
|
||||
if (access32)
|
||||
return pvr_read_area1<T>(addr);
|
||||
else
|
||||
return *(T*)&vram[addr & VRAM_MASK];
|
||||
}
|
||||
template u8 pvr_read_area4<u8, false>(u32 addr);
|
||||
template u16 pvr_read_area4<u16, false>(u32 addr);
|
||||
template u32 pvr_read_area4<u32, false>(u32 addr);
|
||||
template u8 pvr_read_area4<u8, true>(u32 addr);
|
||||
template u16 pvr_read_area4<u16, true>(u32 addr);
|
||||
template u32 pvr_read_area4<u32, true>(u32 addr);
|
||||
|
||||
template<typename T, bool upper>
|
||||
void pvr_write_area4(u32 addr, T data)
|
||||
{
|
||||
bool access32 = (upper ? SB_LMMODE1 : SB_LMMODE0) == 1;
|
||||
if (access32)
|
||||
pvr_write_area1(addr, data);
|
||||
else
|
||||
*(T*)&vram[addr & VRAM_MASK] = data;
|
||||
}
|
||||
template void pvr_write_area4<u8, false>(u32 addr, u8 data);
|
||||
template void pvr_write_area4<u16, false>(u32 addr, u16 data);
|
||||
template void pvr_write_area4<u32, false>(u32 addr, u32 data);
|
||||
template void pvr_write_area4<u8, true>(u32 addr, u8 data);
|
||||
template void pvr_write_area4<u16, true>(u32 addr, u16 data);
|
||||
template void pvr_write_area4<u32, true>(u32 addr, u32 data);
|
||||
@@ -6,19 +6,17 @@ u32 vri(u32 addr);
|
||||
|
||||
//vram 32-64b
|
||||
extern VArray2 vram;
|
||||
//read
|
||||
u8 DYNACALL pvr_read_area1_8(u32 addr);
|
||||
u16 DYNACALL pvr_read_area1_16(u32 addr);
|
||||
u32 DYNACALL pvr_read_area1_32(u32 addr);
|
||||
//write
|
||||
void DYNACALL pvr_write_area1_8(u32 addr,u8 data);
|
||||
void DYNACALL pvr_write_area1_16(u32 addr,u16 data);
|
||||
void DYNACALL pvr_write_area1_32(u32 addr,u32 data);
|
||||
|
||||
//regs
|
||||
u32 pvr_ReadReg(u32 addr);
|
||||
void pvr_WriteReg(u32 paddr,u32 data);
|
||||
|
||||
void TAWrite(u32 address,u32* data,u32 count);
|
||||
extern "C" void DYNACALL TAWriteSQ(u32 address,u8* sqb);
|
||||
|
||||
void YUV_init();
|
||||
|
||||
template<typename T> T DYNACALL pvr_read_area1(u32 addr);
|
||||
template<typename T> void DYNACALL pvr_write_area1(u32 addr, T data);
|
||||
template<typename T, bool upper> T pvr_read_area4(u32 addr);
|
||||
template<typename T, bool upper> void pvr_write_area4(u32 addr, T data);
|
||||
@@ -54,7 +54,9 @@ void DMAC_Ch2St()
|
||||
// 13000000 - 13FFFFE0
|
||||
else
|
||||
{
|
||||
if (SB_LMMODE0 == 0)
|
||||
bool path64b = SB_C2DSTAT & 0x02000000 ? SB_LMMODE1 == 0 : SB_LMMODE0 == 0;
|
||||
|
||||
if (path64b)
|
||||
{
|
||||
// 64-bit path
|
||||
dst = (dst & 0x00FFFFFF) | 0xa4000000;
|
||||
@@ -77,7 +79,7 @@ void DMAC_Ch2St()
|
||||
while (len > 0)
|
||||
{
|
||||
u32 v = ReadMem32_nommu(src);
|
||||
pvr_write_area1_32(dst, v);
|
||||
pvr_write_area1<u32>(dst, v);
|
||||
len -= 4;
|
||||
src += 4;
|
||||
dst += 4;
|
||||
@@ -103,7 +105,11 @@ static const InterruptID dmac_itr[] = { sh4_DMAC_DMTE0, sh4_DMAC_DMTE1, sh4_DMAC
|
||||
template<u32 ch>
|
||||
void WriteCHCR(u32 addr, u32 data)
|
||||
{
|
||||
DMAC_CHCR(ch).full=data;
|
||||
if (ch == 0 || ch == 1)
|
||||
DMAC_CHCR(ch).full = data & 0xff0ffff7;
|
||||
else
|
||||
// no AL or RL on channels 2 and 3
|
||||
DMAC_CHCR(ch).full = data & 0xff0afff7;
|
||||
|
||||
if (DMAC_CHCR(ch).TE == 0 && DMAC_CHCR(ch).DE && DMAC_DMAOR.DME)
|
||||
{
|
||||
@@ -111,8 +117,9 @@ void WriteCHCR(u32 addr, u32 data)
|
||||
{
|
||||
u32 len = DMAC_DMATCR(ch) * 32;
|
||||
|
||||
DEBUG_LOG(SH4, "DMAC: Manual DMA ch:%d rs:%d src: %08X dst: %08X len: %08X SM: %d, DM: %d", ch, DMAC_CHCR(ch).RS,
|
||||
DEBUG_LOG(SH4, "DMAC: Manual DMA ch:%d TS:%d src: %08X dst: %08X len: %08X SM: %d, DM: %d", ch, DMAC_CHCR(ch).TS,
|
||||
DMAC_SAR(ch), DMAC_DAR(ch), DMAC_DMATCR(ch), DMAC_CHCR(ch).SM, DMAC_CHCR(ch).DM);
|
||||
verify(DMAC_CHCR(ch).TS == 4);
|
||||
for (u32 ofs = 0; ofs < len; ofs += 4)
|
||||
{
|
||||
u32 data = ReadMem32_nommu(DMAC_SAR(ch) + ofs);
|
||||
@@ -120,6 +127,14 @@ void WriteCHCR(u32 addr, u32 data)
|
||||
}
|
||||
|
||||
DMAC_CHCR(ch).TE = 1;
|
||||
if (DMAC_CHCR(ch).SM == 1)
|
||||
DMAC_SAR(ch) += len;
|
||||
else if (DMAC_CHCR(ch).SM == 2)
|
||||
DMAC_SAR(ch) -= len;
|
||||
if (DMAC_CHCR(ch).DM == 1)
|
||||
DMAC_DAR(ch) += len;
|
||||
else if (DMAC_CHCR(ch).DM == 2)
|
||||
DMAC_DAR(ch) -= len;
|
||||
}
|
||||
|
||||
InterruptPend(dmac_itr[ch], DMAC_CHCR(ch).TE);
|
||||
|
||||
+83
-97
@@ -35,30 +35,27 @@ void _vmem_init();
|
||||
void _vmem_reset();
|
||||
void _vmem_term();
|
||||
|
||||
//MEM MAPPINNGG
|
||||
|
||||
//AREA 1
|
||||
static _vmem_handler area1_32b;
|
||||
|
||||
static void map_area1_init()
|
||||
{
|
||||
area1_32b = _vmem_register_handler(pvr_read_area1_8,pvr_read_area1_16,pvr_read_area1_32,
|
||||
pvr_write_area1_8,pvr_write_area1_16,pvr_write_area1_32);
|
||||
area1_32b = _vmem_register_handler_Template(pvr_read_area1, pvr_write_area1);
|
||||
}
|
||||
|
||||
static void map_area1(u32 base)
|
||||
{
|
||||
//map vram
|
||||
//VRAM
|
||||
|
||||
//Lower 32 mb map
|
||||
//Lower 32 mb map
|
||||
//64b interface
|
||||
_vmem_map_block(vram.data,0x04 | base,0x04 | base,VRAM_SIZE-1);
|
||||
_vmem_map_block(vram.data, 0x04 | base, 0x04 | base, VRAM_MASK);
|
||||
//32b interface
|
||||
_vmem_map_handler(area1_32b,0x05 | base,0x05 | base);
|
||||
|
||||
_vmem_map_handler(area1_32b, 0x05 | base, 0x05 | base);
|
||||
|
||||
//Upper 32 mb mirror
|
||||
//0x0600 to 0x07FF
|
||||
_vmem_mirror_mapping(0x06|base,0x04|base,0x02);
|
||||
_vmem_mirror_mapping(0x06 | base, 0x04 | base, 0x02);
|
||||
}
|
||||
|
||||
//AREA 2
|
||||
@@ -80,22 +77,28 @@ static void map_area3_init()
|
||||
|
||||
static void map_area3(u32 base)
|
||||
{
|
||||
//32x2 or 16x4
|
||||
_vmem_map_block_mirror(mem_b.data,0x0C | base,0x0F | base,RAM_SIZE);
|
||||
//System RAM
|
||||
_vmem_map_block_mirror(mem_b.data, 0x0C | base,0x0F | base, RAM_SIZE);
|
||||
}
|
||||
|
||||
//AREA 4
|
||||
static _vmem_handler area4_handler_lower;
|
||||
static _vmem_handler area4_handler_upper;
|
||||
|
||||
static void map_area4_init()
|
||||
{
|
||||
|
||||
area4_handler_lower = _vmem_register_handler(pvr_read_area4<u8, false>, pvr_read_area4<u16, false>, pvr_read_area4<u32, false>,
|
||||
pvr_write_area4<u8, false>, pvr_write_area4<u16, false>, pvr_write_area4<u32, false>);
|
||||
area4_handler_upper = _vmem_register_handler(pvr_read_area4<u8, true>, pvr_read_area4<u16, true>, pvr_read_area4<u32, true>,
|
||||
pvr_write_area4<u8, true>, pvr_write_area4<u16, true>, pvr_write_area4<u32, true>);
|
||||
}
|
||||
|
||||
static void map_area4(u32 base)
|
||||
{
|
||||
//TODO : map later
|
||||
|
||||
//upper 32mb mirror lower 32 mb
|
||||
_vmem_mirror_mapping(0x12|base,0x10|base,0x02);
|
||||
// VRAM 64b/32b interface
|
||||
_vmem_map_handler(area4_handler_lower, 0x11 | base, 0x11 | base);
|
||||
// upper mirror
|
||||
_vmem_map_handler(area4_handler_upper, 0x13 | base, 0x13 | base);
|
||||
}
|
||||
|
||||
|
||||
@@ -122,34 +125,24 @@ static void map_area5_init()
|
||||
|
||||
static void map_area5(u32 base)
|
||||
{
|
||||
//map whole region to plugin handler :)
|
||||
//map whole region to plugin handler
|
||||
_vmem_map_handler(area5_handler,base|0x14,base|0x17);
|
||||
}
|
||||
|
||||
//AREA 6 -- Unassigned
|
||||
static void map_area6_init()
|
||||
{
|
||||
//nothing to map :p
|
||||
}
|
||||
static void map_area6(u32 base)
|
||||
{
|
||||
//nothing to map :p
|
||||
}
|
||||
|
||||
|
||||
//set vmem to default values
|
||||
void mem_map_default()
|
||||
{
|
||||
//vmem - init/reset :)
|
||||
_vmem_init();
|
||||
|
||||
|
||||
//*TEMP*
|
||||
//setup a fallback handler , that calls old code :)
|
||||
//_vmem_handler def_handler =
|
||||
// _vmem_register_handler(ReadMem8_i,ReadMem16_i,ReadMem32_i,WriteMem8_i,WriteMem16_i,WriteMem32_i);
|
||||
//_vmem_map_handler(def_handler,0,0xFFFF);
|
||||
|
||||
//U0/P0
|
||||
//0x0xxx xxxx -> normal memmap
|
||||
//0x2xxx xxxx -> normal memmap
|
||||
@@ -178,27 +171,25 @@ void mem_map_default()
|
||||
map_area6_init();
|
||||
map_area7_init();
|
||||
|
||||
//0x0-0xD : 7 times the normal memmap mirrors :)
|
||||
//some areas can be customised :)
|
||||
for (int i=0x0;i<0xE;i+=0x2)
|
||||
// 00-0C: 7 times the normal memmap mirrors
|
||||
for (int i = 0; i < 7; i++)
|
||||
{
|
||||
map_area0(i<<4); //Bios,Flahsrom,i/f regs,Ext. Device,Sound Ram
|
||||
map_area1(i<<4); //VRAM
|
||||
map_area2(i<<4); //Unassigned
|
||||
map_area3(i<<4); //RAM
|
||||
map_area4(i<<4); //TA
|
||||
map_area5(i<<4); //Ext. Device
|
||||
map_area6(i<<4); //Unassigned
|
||||
map_area7(i<<4); //Sh4 Regs
|
||||
map_area0(i << 5); //Bios,Flahsrom,i/f regs,Ext. Device,Sound Ram
|
||||
map_area1(i << 5); //VRAM
|
||||
map_area2(i << 5); //Unassigned
|
||||
map_area3(i << 5); //RAM
|
||||
map_area4(i << 5); //TA
|
||||
map_area5(i << 5); //Ext. Device
|
||||
map_area6(i << 5); //Unassigned
|
||||
map_area7(i << 5); //Sh4 Regs
|
||||
}
|
||||
|
||||
//map p4 region :)
|
||||
// E0: p4 region
|
||||
map_p4();
|
||||
}
|
||||
void mem_Init()
|
||||
{
|
||||
//Allocate mem for memory/bios/flash
|
||||
//mem_b.Init(&sh4_reserved_mem[0x0C000000],RAM_SIZE);
|
||||
|
||||
sh4_area0_Init();
|
||||
sh4_mmr_init();
|
||||
@@ -208,7 +199,7 @@ void mem_Init()
|
||||
//Reset Sysmem/Regs -- Pvr is not changed , bios/flash are not zeroed out
|
||||
void mem_Reset(bool hard)
|
||||
{
|
||||
//mem is reseted on hard restart(power on) , not manual...
|
||||
//mem is reset on hard restart (power on), not soft reset
|
||||
if (hard)
|
||||
{
|
||||
//fill mem w/ 0's
|
||||
@@ -233,83 +224,78 @@ void mem_Term()
|
||||
_vmem_term();
|
||||
}
|
||||
|
||||
void WriteMemBlock_nommu_dma(u32 dst,u32 src,u32 size)
|
||||
void WriteMemBlock_nommu_dma(u32 dst, u32 src, u32 size)
|
||||
{
|
||||
u32 dst_msk,src_msk;
|
||||
bool dst_ismem, src_ismem;
|
||||
void* dst_ptr = _vmem_write_const(dst, dst_ismem, 4);
|
||||
void* src_ptr = _vmem_read_const(src, src_ismem, 4);
|
||||
|
||||
void* dst_ptr=_vmem_get_ptr2(dst,dst_msk);
|
||||
void* src_ptr=_vmem_get_ptr2(src,src_msk);
|
||||
|
||||
if (dst_ptr && src_ptr)
|
||||
if (dst_ismem && src_ismem)
|
||||
{
|
||||
memcpy((u8*)dst_ptr+(dst&dst_msk),(u8*)src_ptr+(src&src_msk),size);
|
||||
memcpy(dst_ptr, src_ptr, size);
|
||||
}
|
||||
else if (src_ptr)
|
||||
else if (src_ismem)
|
||||
{
|
||||
WriteMemBlock_nommu_ptr(dst,(u32*)((u8*)src_ptr+(src&src_msk)),size);
|
||||
WriteMemBlock_nommu_ptr(dst, (u32*)src_ptr, size);
|
||||
}
|
||||
else
|
||||
{
|
||||
for (u32 i=0;i<size;i+=4)
|
||||
{
|
||||
WriteMem32_nommu(dst+i,ReadMem32_nommu(src+i));
|
||||
}
|
||||
}
|
||||
}
|
||||
void WriteMemBlock_nommu_ptr(u32 dst,u32* src,u32 size)
|
||||
{
|
||||
u32 dst_msk;
|
||||
|
||||
void* dst_ptr=_vmem_get_ptr2(dst,dst_msk);
|
||||
|
||||
if (dst_ptr)
|
||||
{
|
||||
dst&=dst_msk;
|
||||
memcpy((u8*)dst_ptr+dst,src,size);
|
||||
}
|
||||
else
|
||||
{
|
||||
for (u32 i = 0; i < size;)
|
||||
{
|
||||
u32 left = size - i;
|
||||
if (left >= 4)
|
||||
{
|
||||
WriteMem32_nommu(dst + i, src[i >> 2]);
|
||||
i += 4;
|
||||
}
|
||||
else if (left >= 2)
|
||||
{
|
||||
WriteMem16_nommu(dst + i, ((u16 *)src)[i >> 1]);
|
||||
i += 2;
|
||||
}
|
||||
else
|
||||
{
|
||||
WriteMem8_nommu(dst + i, ((u8 *)src)[i]);
|
||||
i++;
|
||||
}
|
||||
}
|
||||
verify(size % 4 == 0);
|
||||
for (u32 i = 0; i < size; i += 4)
|
||||
WriteMem32_nommu(dst + i, ReadMem32_nommu(src + i));
|
||||
}
|
||||
}
|
||||
|
||||
void WriteMemBlock_nommu_sq(u32 dst,u32* src)
|
||||
void WriteMemBlock_nommu_ptr(u32 dst, u32* src, u32 size)
|
||||
{
|
||||
u32 dst_msk;
|
||||
void* dst_ptr=_vmem_get_ptr2(dst,dst_msk);
|
||||
bool dst_ismem;
|
||||
|
||||
if (dst_ptr)
|
||||
void* dst_ptr = _vmem_write_const(dst, dst_ismem, 4);
|
||||
|
||||
if (dst_ismem)
|
||||
{
|
||||
dst&=dst_msk;
|
||||
memcpy((u8*)dst_ptr+dst,src,32);
|
||||
memcpy(dst_ptr, src, size);
|
||||
}
|
||||
else
|
||||
{
|
||||
for (u32 i=0;i<32;i+=4)
|
||||
for (u32 i = 0; i < size;)
|
||||
{
|
||||
WriteMem32_nommu(dst+i,src[i>>2]);
|
||||
u32 left = size - i;
|
||||
if (left >= 4)
|
||||
{
|
||||
WriteMem32_nommu(dst + i, src[i >> 2]);
|
||||
i += 4;
|
||||
}
|
||||
else if (left >= 2)
|
||||
{
|
||||
WriteMem16_nommu(dst + i, ((u16 *)src)[i >> 1]);
|
||||
i += 2;
|
||||
}
|
||||
else
|
||||
{
|
||||
WriteMem8_nommu(dst + i, ((u8 *)src)[i]);
|
||||
i++;
|
||||
}
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
void WriteMemBlock_nommu_sq(u32 dst, u32* src)
|
||||
{
|
||||
bool dst_ismem;
|
||||
void* dst_ptr = _vmem_write_const(dst, dst_ismem, 4);
|
||||
|
||||
if (dst_ismem)
|
||||
{
|
||||
memcpy(dst_ptr, src, 32);
|
||||
}
|
||||
else
|
||||
{
|
||||
for (u32 i = 0; i < 32; i += 4)
|
||||
WriteMem32_nommu(dst + i, src[i >> 2]);
|
||||
}
|
||||
}
|
||||
|
||||
//Get pointer to ram area , 0 if error
|
||||
//For debugger(gdb) - dynarec
|
||||
u8* GetMemPtr(u32 Addr,u32 size)
|
||||
|
||||
@@ -810,7 +810,7 @@ void ReadFramebuffer(PixelBuffer<u32>& pb, int& width, int& height)
|
||||
{
|
||||
for (int i = 0; i < width; i++)
|
||||
{
|
||||
u16 src = pvr_read_area1_16(addr);
|
||||
u16 src = pvr_read_area1<u16>(addr);
|
||||
*dst++ = (((src >> 10) & 0x1F) << 3) + FB_R_CTRL.fb_concat;
|
||||
*dst++ = (((src >> 5) & 0x1F) << 3) + FB_R_CTRL.fb_concat;
|
||||
*dst++ = (((src >> 0) & 0x1F) << 3) + FB_R_CTRL.fb_concat;
|
||||
@@ -826,7 +826,7 @@ void ReadFramebuffer(PixelBuffer<u32>& pb, int& width, int& height)
|
||||
{
|
||||
for (int i = 0; i < width; i++)
|
||||
{
|
||||
u16 src = pvr_read_area1_16(addr);
|
||||
u16 src = pvr_read_area1<u16>(addr);
|
||||
*dst++ = (((src >> 11) & 0x1F) << 3) + FB_R_CTRL.fb_concat;
|
||||
*dst++ = (((src >> 5) & 0x3F) << 2) + (FB_R_CTRL.fb_concat & 3);
|
||||
*dst++ = (((src >> 0) & 0x1F) << 3) + FB_R_CTRL.fb_concat;
|
||||
@@ -841,7 +841,7 @@ void ReadFramebuffer(PixelBuffer<u32>& pb, int& width, int& height)
|
||||
{
|
||||
for (int i = 0; i < width; i += 4)
|
||||
{
|
||||
u32 src = pvr_read_area1_32(addr);
|
||||
u32 src = pvr_read_area1<u32>(addr);
|
||||
*dst++ = src >> 16;
|
||||
*dst++ = src >> 8;
|
||||
*dst++ = src;
|
||||
@@ -849,7 +849,7 @@ void ReadFramebuffer(PixelBuffer<u32>& pb, int& width, int& height)
|
||||
addr += 4;
|
||||
if (i + 1 >= width)
|
||||
break;
|
||||
u32 src2 = pvr_read_area1_32(addr);
|
||||
u32 src2 = pvr_read_area1<u32>(addr);
|
||||
*dst++ = src2 >> 8;
|
||||
*dst++ = src2;
|
||||
*dst++ = src >> 24;
|
||||
@@ -857,7 +857,7 @@ void ReadFramebuffer(PixelBuffer<u32>& pb, int& width, int& height)
|
||||
addr += 4;
|
||||
if (i + 2 >= width)
|
||||
break;
|
||||
u32 src3 = pvr_read_area1_32(addr);
|
||||
u32 src3 = pvr_read_area1<u32>(addr);
|
||||
*dst++ = src3;
|
||||
*dst++ = src2 >> 24;
|
||||
*dst++ = src2 >> 16;
|
||||
@@ -878,7 +878,7 @@ void ReadFramebuffer(PixelBuffer<u32>& pb, int& width, int& height)
|
||||
{
|
||||
for (int i = 0; i < width; i++)
|
||||
{
|
||||
u32 src = pvr_read_area1_32(addr);
|
||||
u32 src = pvr_read_area1<u32>(addr);
|
||||
*dst++ = src >> 16;
|
||||
*dst++ = src >> 8;
|
||||
*dst++ = src;
|
||||
|
||||
Reference in new issue
Block a user