pancake ee031a7021 vc4: upstream cgen tables, assembler, ESIL emulation and analysis
- Update the cgen generated sources to puppeh/binutils-vc4 (branch vc4),
  which decodes the vector unit and fixes sized ld/st, scaled immediates
  and the signed 12 bit offsets
- Decode 80 bit vector insns (16 byte buffer, 10 byte max op size)
- Decode what the tables miss or get wrong: tbb/tbh, 48 bit b/bl pc+o32,
  the missing 48 bit alu ops, and the shift of 32 bit addscale immediates
- Treat the 16 bit sp offset of lea/add sp as signed, print float6
  immediates as values so they assemble back
- Add an assembler on top of the cgen one, pc relative operands, relaxed
  wider forms, 48 bit fallbacks, and a check that rejects encodings cgen
  silently truncates
- Replace the analysis with a text driven one that emits ESIL for all
  scalar insns: flags in sr, conditions, compare and branch, ldm/stm,
  table branches, floats and conversions; vector insns are typed only
- Rewrite the pseudo plugin for the upstream syntax
- Drop libvc4 from the builds, the plugin never used it
2026-11-04 20:19:45 +01:00
2026-09-27 07:14:34 +02:00
2025-09-30 14:05:07 +02:00
2016-08-02 17:15:24 +02:00
2023-10-19 21:30:18 +02:00
2016-06-17 12:16:11 +02:00
2016-06-17 12:16:11 +02:00
2019-10-07 10:53:33 +02:00
2019-09-30 20:01:56 +02:00
2018-04-23 02:11:57 +02:00
2015-01-03 04:21:00 +01:00
2019-10-07 10:53:33 +02:00
2021-03-29 22:39:31 +02:00
2017-03-25 01:47:36 +01:00
2015-09-03 22:32:25 +02:00
2025-09-22 18:38:39 +02:00
2018-08-07 22:15:32 +02:00
2018-08-07 22:15:32 +02:00
2019-07-09 15:34:21 +02:00
2026-09-27 07:05:38 +02:00
2017-09-12 11:40:21 +02:00
2025-10-03 23:15:11 +02:00
2018-10-04 02:40:51 +02:00
2026-10-29 13:30:02 +01:00
2026-10-30 10:31:15 +01:00
2020-07-23 13:47:37 +02:00
2026-06-27 18:51:29 +02:00
2025-03-12 16:28:10 +01:00
2025-10-03 13:58:38 +02:00
2020-06-02 12:24:14 -05:00
2018-08-07 22:15:32 +02:00
2019-10-07 10:53:33 +02:00
2026-01-09 07:29:22 +01:00
2021-01-18 12:13:31 +01:00
2025-09-22 18:38:39 +02:00
2016-03-13 01:43:52 +01:00
2020-07-03 11:24:40 +02:00
2023-07-11 16:31:18 +02:00
2022-10-18 22:29:29 +02:00
2022-05-08 22:21:29 +02:00
2023-09-26 11:22:40 +02:00
2025-09-22 18:38:39 +02:00
2025-09-22 18:38:39 +02:00
2024-05-20 17:38:01 +02:00

radare2-extras

GithubCI Status radare2

This repository contains extra plugins for radare2.

The reasons why those plugins are distributed in a separate repository are the following:

  • Depends on external libraries (yara, ewf)
  • Marginal/specific use (ctf-specific asm/anal vm f.ex)
  • r2 must be self-contained (no optional/external deps)
  • Simplify packagers work, and makes it more flexible
  • Duplicates functionality from r2 (no need to have multiple disassemblers for the same arch in core)

In addition, this repository will be useful to new contributors, comers who want to write his own r2 plugins for example.

The aim of this repository is to make the master radare2 repository to be as concise as possible, and reduce the amount of unnecessary plugins to shrink the install size and keep it usable for 99% of users.

Building

The recommended way to build and install those plugins for users is to use r2pm. See the radare2 plugins documentation for details.

Notable plugins

  • msl — Memory Slice (.msl) support: open/emulate process memory dumps (io/bin/debug plugins, with ESIL reverse execution) and produce them from a live debug session (dgm/dgma, core plugin).

  • r2gg — Game Gear emulation through Z80 ESIL, with color terminal display, controls, Sega cartridge banking, interrupts, and stereo PSG audio.

S
Description
Source graveyard and random candy for radare2
Readme GPL-3.0
20 MiB
0 Stars 1 Watchers 0 Forks
6.0.0
Latest
2026-11-07 06:24:29 -10:00
Languages
C 94.5%
Python 1.4%
C++ 1%
Pawn 1%
Rebol 0.6%
Other 1%