David Hildenbrand
b1feeb8760
s390x/tcg: Implement MULTIPLY SINGLE (MSC, MSGC, MSGRKC, MSRKC)
...
We need new CC handling, determining the CC based on the intermediate
result (64bit for MSC and MSRKC, 128bit for MSGC and MSGRKC).
We want to store out2 ("low") after muls128 to r1, so add
"wout_out2_r1".
Signed-off-by: David Hildenbrand <david@redhat.com>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-Id: <20200928122717.30586-8-david@redhat.com>
Signed-off-by: Cornelia Huck <cohuck@redhat.com>
2020-10-02 13:52:49 +02:00
..
2019-06-07 14:53:25 +02:00
2020-10-02 13:52:49 +02:00
2020-08-21 06:18:35 -04:00
2020-10-02 13:52:49 +02:00
2020-08-21 06:18:35 -04:00
2020-10-02 13:52:49 +02:00
2020-10-02 13:52:49 +02:00
2020-08-21 06:30:17 -04:00
2019-06-10 07:03:34 -07:00
2020-09-18 14:12:32 -04:00
2020-09-22 16:48:06 -04:00
2020-10-02 13:52:49 +02:00
2019-10-09 12:49:01 +02:00
2020-04-29 14:31:32 +02:00
2020-10-02 13:52:49 +02:00
2020-05-19 08:41:45 -07:00
2020-03-17 17:38:38 +00:00
2020-10-02 13:52:49 +02:00
2020-10-02 13:52:49 +02:00
2020-10-02 13:52:49 +02:00
2020-10-02 13:52:49 +02:00
2019-03-11 09:31:01 +01:00
2019-10-09 12:49:01 +02:00
2020-10-02 13:52:49 +02:00
2019-10-09 12:49:02 +02:00
2020-06-18 12:13:54 +02:00
2020-04-29 14:31:31 +02:00
2020-04-29 14:30:54 +02:00
2020-10-02 13:52:49 +02:00
2020-10-02 13:52:49 +02:00
2020-09-23 16:07:44 +01:00
2020-08-21 11:55:13 -04:00
2019-12-18 12:57:29 +01:00
2020-04-29 14:31:31 +02:00
2020-01-27 12:13:10 +01:00
2019-10-09 12:49:01 +02:00
2019-10-09 12:49:01 +02:00
2019-03-22 16:18:07 +00:00
2020-08-21 06:18:24 -04:00
2020-08-21 06:18:30 -04:00
2020-10-02 13:52:49 +02:00
2020-05-19 08:42:45 -07:00
2019-06-12 13:20:20 +02:00
2020-06-02 08:42:37 -07:00
2019-06-07 14:53:25 +02:00
2019-06-07 14:53:25 +02:00