xemu/target/xtensa
Peter Maydell 293c76cb48 target/xtensa: SR reorganization and options for modern cores
Reorganize special register handling to support configurations with
 conflicting SR definitions.
 
 Implement options used by the modern xtensa cores:
 - memory protection unit;
 - block prefetch;
 - exclusive access
 
 Add special register definitions and IRQ types for ECC/parity,
 gather/scatter and IDMA.
 -----BEGIN PGP SIGNATURE-----
 
 iQJHBAABCAAxFiEEK2eFS5jlMn3N6xfYUfnMkfg/oEQFAlzi6YETHGpjbXZia2Jj
 QGdtYWlsLmNvbQAKCRBR+cyR+D+gRNOfD/96OTPguHCDvYtOXqcQ9MpDdbGiMU/U
 9UMUietClexHgSIO6mYh4ZF1lApn9UqCqynktNUNQ1HeWhLjc9kka9X9wDSG5VJP
 kxF4Wt6S6+Re1DBw6KsuHwJTkcrxHnxMDVHEhedjM13bWtnGj0B9SOzGwhN2PVYi
 +52OWRa/kMa+1M79BG7f49JujFRpDLGRogivrr45XC+kDsP/tSprhZvIO8lF7xpZ
 MW3i6FdOXQEZKJrVojpQkUU5rm18JojdOBcCY2qvCLpaWfUNW+wNuh1aqT/teUAq
 ZPOT0NIaq9uBwZ5DNRZxAGVB0MVASYWwMgYoLMcXo8XJdvHUnf9waAs+J4Dl6nfG
 aiYIWCXENkZ9MDAd672HVb+/gdXp8FDYoazM2+CE4LgPKuGqM+bunVE8OJ/F3rGL
 iftqx/sb/N09tXFsqINFSaxnkc7kZ1ikQRnonD4CHidcEzyUjJ1X98PAl/vm97yA
 jpS4OMZXUfNYm5HaGNiDPimhychw2lnHoNUNdlrZ1i6IX5VqSAs8LqDBd3B6ouIr
 /UKmRyXCgvbU90KC5wdPpPFKvb76SEvfzA+dmGjuP4bhKQvNwcG+zyHpdBaIa4pR
 2wrPCICE/07UP5nFLB90SFdfGS/XEJY9RjbGoUY/AOpfdrsASR4QGavI5pmiy71y
 nK9T0qe/2necVQ==
 =5Vz/
 -----END PGP SIGNATURE-----

Merge remote-tracking branch 'remotes/xtensa/tags/20190520-xtensa' into staging

target/xtensa: SR reorganization and options for modern cores

Reorganize special register handling to support configurations with
conflicting SR definitions.

Implement options used by the modern xtensa cores:
- memory protection unit;
- block prefetch;
- exclusive access

Add special register definitions and IRQ types for ECC/parity,
gather/scatter and IDMA.

# gpg: Signature made Mon 20 May 2019 18:53:05 BST
# gpg:                using RSA key 2B67854B98E5327DCDEB17D851F9CC91F83FA044
# gpg:                issuer "jcmvbkbc@gmail.com"
# gpg: Good signature from "Max Filippov <filippov@cadence.com>" [unknown]
# gpg:                 aka "Max Filippov <max.filippov@cogentembedded.com>" [full]
# gpg:                 aka "Max Filippov <jcmvbkbc@gmail.com>" [full]
# Primary key fingerprint: 2B67 854B 98E5 327D CDEB  17D8 51F9 CC91 F83F A044

* remotes/xtensa/tags/20190520-xtensa:
  target/xtensa: implement exclusive access option
  target/xtensa: update list of exception causes
  target/xtensa: implement block prefetch option opcodes
  target/xtensa: implement DIWBUI.P opcode
  target/xtensa: implement MPU option
  target/xtensa: add parity/ECC option SRs
  target/xtensa: define IDMA and gather/scatter IRQ types
  target/xtensa: make internal MMU functions static
  target/xtensa: get rid of centralized SR properties

Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
2019-05-21 10:44:21 +01:00
..
core-dc232b target/xtensa: drop num_[core_]regs from dc232b/dc233c configs 2018-11-20 12:20:41 -08:00
core-dc233c target/xtensa: drop num_[core_]regs from dc232b/dc233c configs 2018-11-20 12:20:41 -08:00
core-de212 target/xtensa: Clean up core-isa.h header guards 2019-05-13 08:58:55 +02:00
core-fsf Remove unnecessary variables for function return value 2018-05-20 08:48:13 +03:00
core-sample_controller target/xtensa: Clean up core-isa.h header guards 2019-05-13 08:58:55 +02:00
core-test_kc705_be target/xtensa: Clean up core-isa.h header guards 2019-05-13 08:58:55 +02:00
core-test_mmuhifi_c3 target/xtensa: Clean up core-isa.h header guards 2019-05-13 08:58:55 +02:00
core-dc232b.c target/xtensa: drop num_[core_]regs from dc232b/dc233c configs 2018-11-20 12:20:41 -08:00
core-dc233c.c target/xtensa: drop num_[core_]regs from dc232b/dc233c configs 2018-11-20 12:20:41 -08:00
core-de212.c target: Do not include "exec/exec-all.h" if it is not necessary 2018-06-01 14:15:10 +02:00
core-fsf.c target: Do not include "exec/exec-all.h" if it is not necessary 2018-06-01 14:15:10 +02:00
core-sample_controller.c target: Do not include "exec/exec-all.h" if it is not necessary 2018-06-01 14:15:10 +02:00
core-test_kc705_be.c target/xtensa: add test_kc705_be core 2018-08-19 18:57:57 -07:00
core-test_mmuhifi_c3.c target/xtensa: add test_mmuhifi_c3 core 2019-01-28 11:55:20 -08:00
cpu-qom.h
cpu.c target/xtensa: SR reorganization and options for modern cores 2019-05-21 10:44:21 +01:00
cpu.h target/xtensa: SR reorganization and options for modern cores 2019-05-21 10:44:21 +01:00
dbg_helper.c target/xtensa: extract debug helpers 2019-01-13 23:35:34 -08:00
exc_helper.c target/xtensa: fix access to the INTERRUPT SR 2019-01-24 10:44:26 -08:00
fpu_helper.c target/xtensa: extract FPU helpers 2019-01-13 23:33:42 -08:00
gdbstub.c target/xtensa: gdbstub fix register counting 2018-11-20 12:20:41 -08:00
helper.c target/xtensa: SR reorganization and options for modern cores 2019-05-21 10:44:21 +01:00
helper.h target/xtensa: implement exclusive access option 2019-05-15 10:31:52 -07:00
import_core.sh target/xtensa/import_core.sh: don't add duplicate 'static' 2019-02-08 19:37:45 -08:00
Makefile.objs target/xtensa: add test_mmuhifi_c3 core 2019-01-28 11:55:20 -08:00
mmu_helper.c target/xtensa: implement MPU option 2019-05-10 16:59:27 -07:00
monitor.c target: Clean up how the dump_mmu() print 2019-04-18 22:18:59 +02:00
op_helper.c target/xtensa: implement exclusive access option 2019-05-15 10:31:52 -07:00
overlay_tool.h target/xtensa: implement exclusive access option 2019-05-15 10:31:52 -07:00
translate.c target/xtensa: SR reorganization and options for modern cores 2019-05-21 10:44:21 +01:00
win_helper.c target/xtensa: only rotate window in the retw helper 2019-02-28 04:43:22 -08:00
xtensa-isa-internal.h Clean up decorations and whitespace around header guards 2019-05-13 08:58:55 +02:00
xtensa-isa.c Clean up includes 2018-02-09 05:05:11 +01:00
xtensa-isa.h Use #include "..." for our own headers, <...> for others 2018-02-09 05:05:11 +01:00
xtensa-semi.c target/xtensa: don't announce exit simcall 2019-03-23 14:41:48 -07:00