mirror of
https://github.com/capstone-engine/capstone.git
synced 2024-11-27 07:20:33 +00:00
9c5b48b57f
* Run clang-format * Remove arm.h header from AArch64 files * Update all AArch64 module files to LLVM-18. * Add check if the differs save file is up-to-date with the current files. * Add new generator for MC test trnaslation. * Fix warnings * Update generated AsmWriter files * Remove unused variable * Change MCPhysReg type to int16_t as LLVM 18 dictates. With LLVM 18 the MCPhysReg value's type is changed to int16_t. If we update modules to LLVM 18, they will generate compiler warnings that uint16_t* should not be casted to int16_t*. This makes changing the all tables to int16_t necessary, because the alternative is to duplicate all MCPhysReg related code. Which is even worse. * Assign enum values to raw_struct member * Add printAdrAdrpLabel def * Add header to regression test files. * Write files to build dir and ignore more parsing errors. * Fix parsing of MC test files. * Reset parser after every block * Add write and patch header step. * Add and update MC tests for AArch64 * Fix clang-tidy warnings * Don't warn about padding issues. They break automatically initialized structs we can not change easily. * Fix: Incorrect access of LLVM instruction descriptions. * Initialize DecoderComplete flag * Add more mapping and flag details * Add function to get MCInstDesc from table * Fix incorrect memory operand access types. * Fix test where memory was not written, ut only read. * Attempt to fix Windows build * Fix 2268 The enum values were different and hence lead to different decoding. * Refactor SME operands. - Splits SME operands in Matrix and Predicate operands. - Fixes general problems of incorrect detections with the vector select/index operands of predicate registers. - Simplifies code. * Fix up typo in WRITE * Print actual path to struct fields * Add Registers of SME operands to the reg-read list * Add tests for SME operands. * Use Capstone reg enum for comparison * Fix tests: 'Vector arra...' to 'operands[x].vas' * Add the developer fuzz option. * Fix Python bindings for SME operands * Fix variable shadowing. * Fix clang-tidy warnings * Add missing break. * Fix varg usage * Brackets for case * Handle AArch64_OP_GROUP_AdrAdrpLabel * Fix endian issue with fuzzing start bytes * Move previous sme.pred to it's own operand type. * Fix calculation for imm ranges * Print list member flag * Fix up operand strings for cstest * Do only a shallow clone of the cmocka stable branch * Fix: Don't categorize ZT0 as a SME matrix operand. * Remove unused code. * Add flag to distinguish Vn and Qn registers. * Add all registers to detail struct, even if emitted in the asm text * Fix: Increment op count after each list member is added. * Remove implicit write to NZCV for MSR Imm instructions. * Handle several alias operands. * Add details for zero alias with za0.h * Add SME tile to write list if written * Add write access flags to operands which are zeroed. * Add SME tests of #2285 * Fix tests with latest syntax changes. * Fix segfault if memory operand is only a label without register. * Fix python bindings * Attempt to fix clang-tidy warning for some configurations. * Add missing test file (accidentially blocked by gitignore.) * Print clang-tidy version before linting. * Update differ save file * Formatting * Use clang-tidy-15 as if possible. * Remove search patterns for MC tests, since they need to be reworked anyways. * Enum to upper case change * Add information to read the OSS fuzz result. * Fix special case of SVE2 operands. Apparently ZT0 registers can an index attached, get which is BOUND to it. We have no "index for reg" field. So it is simply saved as an immediate. * Handle LLVM expressions without asserts. * Ensure choices are always saved. * OP_GROUP enums can't be all upper case because they contain type information. * Fix compatibility header patching * Update saved_choices.json * Allow mode == None in test_corpus
145 lines
7.0 KiB
C#
145 lines
7.0 KiB
C#
# CS_ARCH_AARCH64, 0, None
|
|
|
|
0x20,0x00,0x22,0x0e == saddl v0.8h, v1.8b, v2.8b
|
|
0x20,0x00,0x62,0x0e == saddl v0.4s, v1.4h, v2.4h
|
|
0x20,0x00,0xa2,0x0e == saddl v0.2d, v1.2s, v2.2s
|
|
0x20,0x00,0x62,0x4e == saddl2 v0.4s, v1.8h, v2.8h
|
|
0x20,0x00,0x22,0x4e == saddl2 v0.8h, v1.16b, v2.16b
|
|
0x20,0x00,0xa2,0x4e == saddl2 v0.2d, v1.4s, v2.4s
|
|
0x20,0x00,0x22,0x2e == uaddl v0.8h, v1.8b, v2.8b
|
|
0x20,0x00,0x62,0x2e == uaddl v0.4s, v1.4h, v2.4h
|
|
0x20,0x00,0xa2,0x2e == uaddl v0.2d, v1.2s, v2.2s
|
|
0x20,0x00,0x22,0x6e == uaddl2 v0.8h, v1.16b, v2.16b
|
|
0x20,0x00,0x62,0x6e == uaddl2 v0.4s, v1.8h, v2.8h
|
|
0x20,0x00,0xa2,0x6e == uaddl2 v0.2d, v1.4s, v2.4s
|
|
0x20,0x20,0x22,0x0e == ssubl v0.8h, v1.8b, v2.8b
|
|
0x20,0x20,0x62,0x0e == ssubl v0.4s, v1.4h, v2.4h
|
|
0x20,0x20,0xa2,0x0e == ssubl v0.2d, v1.2s, v2.2s
|
|
0x20,0x20,0x22,0x4e == ssubl2 v0.8h, v1.16b, v2.16b
|
|
0x20,0x20,0x62,0x4e == ssubl2 v0.4s, v1.8h, v2.8h
|
|
0x20,0x20,0xa2,0x4e == ssubl2 v0.2d, v1.4s, v2.4s
|
|
0x20,0x20,0x22,0x2e == usubl v0.8h, v1.8b, v2.8b
|
|
0x20,0x20,0x62,0x2e == usubl v0.4s, v1.4h, v2.4h
|
|
0x20,0x20,0xa2,0x2e == usubl v0.2d, v1.2s, v2.2s
|
|
0x20,0x20,0x22,0x6e == usubl2 v0.8h, v1.16b, v2.16b
|
|
0x20,0x20,0x62,0x6e == usubl2 v0.4s, v1.8h, v2.8h
|
|
0x20,0x20,0xa2,0x6e == usubl2 v0.2d, v1.4s, v2.4s
|
|
0x20,0x50,0x22,0x0e == sabal v0.8h, v1.8b, v2.8b
|
|
0x20,0x50,0x62,0x0e == sabal v0.4s, v1.4h, v2.4h
|
|
0x20,0x50,0xa2,0x0e == sabal v0.2d, v1.2s, v2.2s
|
|
0x20,0x50,0x22,0x4e == sabal2 v0.8h, v1.16b, v2.16b
|
|
0x20,0x50,0x62,0x4e == sabal2 v0.4s, v1.8h, v2.8h
|
|
0x20,0x50,0xa2,0x4e == sabal2 v0.2d, v1.4s, v2.4s
|
|
0x20,0x50,0x22,0x2e == uabal v0.8h, v1.8b, v2.8b
|
|
0x20,0x50,0x62,0x2e == uabal v0.4s, v1.4h, v2.4h
|
|
0x20,0x50,0xa2,0x2e == uabal v0.2d, v1.2s, v2.2s
|
|
0x20,0x50,0x22,0x6e == uabal2 v0.8h, v1.16b, v2.16b
|
|
0x20,0x50,0x62,0x6e == uabal2 v0.4s, v1.8h, v2.8h
|
|
0x20,0x50,0xa2,0x6e == uabal2 v0.2d, v1.4s, v2.4s
|
|
0x20,0x70,0x22,0x0e == sabdl v0.8h, v1.8b, v2.8b
|
|
0x20,0x70,0x62,0x0e == sabdl v0.4s, v1.4h, v2.4h
|
|
0x20,0x70,0xa2,0x0e == sabdl v0.2d, v1.2s, v2.2s
|
|
0x20,0x70,0x22,0x4e == sabdl2 v0.8h, v1.16b, v2.16b
|
|
0x20,0x70,0x62,0x4e == sabdl2 v0.4s, v1.8h, v2.8h
|
|
0x20,0x70,0xa2,0x4e == sabdl2 v0.2d, v1.4s, v2.4s
|
|
0x20,0x70,0x22,0x2e == uabdl v0.8h, v1.8b, v2.8b
|
|
0x20,0x70,0x62,0x2e == uabdl v0.4s, v1.4h, v2.4h
|
|
0x20,0x70,0xa2,0x2e == uabdl v0.2d, v1.2s, v2.2s
|
|
0x20,0x70,0x22,0x6e == uabdl2 v0.8h, v1.16b, v2.16b
|
|
0x20,0x70,0x62,0x6e == uabdl2 v0.4s, v1.8h, v2.8h
|
|
0x20,0x70,0xa2,0x6e == uabdl2 v0.2d, v1.4s, v2.4s
|
|
0x20,0x80,0x22,0x0e == smlal v0.8h, v1.8b, v2.8b
|
|
0x20,0x80,0x62,0x0e == smlal v0.4s, v1.4h, v2.4h
|
|
0x20,0x80,0xa2,0x0e == smlal v0.2d, v1.2s, v2.2s
|
|
0x20,0x80,0x22,0x4e == smlal2 v0.8h, v1.16b, v2.16b
|
|
0x20,0x80,0x62,0x4e == smlal2 v0.4s, v1.8h, v2.8h
|
|
0x20,0x80,0xa2,0x4e == smlal2 v0.2d, v1.4s, v2.4s
|
|
0x20,0x80,0x22,0x2e == umlal v0.8h, v1.8b, v2.8b
|
|
0x20,0x80,0x62,0x2e == umlal v0.4s, v1.4h, v2.4h
|
|
0x20,0x80,0xa2,0x2e == umlal v0.2d, v1.2s, v2.2s
|
|
0x20,0x80,0x22,0x6e == umlal2 v0.8h, v1.16b, v2.16b
|
|
0x20,0x80,0x62,0x6e == umlal2 v0.4s, v1.8h, v2.8h
|
|
0x20,0x80,0xa2,0x6e == umlal2 v0.2d, v1.4s, v2.4s
|
|
0x20,0xa0,0x22,0x0e == smlsl v0.8h, v1.8b, v2.8b
|
|
0x20,0xa0,0x62,0x0e == smlsl v0.4s, v1.4h, v2.4h
|
|
0x20,0xa0,0xa2,0x0e == smlsl v0.2d, v1.2s, v2.2s
|
|
0x20,0xa0,0x22,0x4e == smlsl2 v0.8h, v1.16b, v2.16b
|
|
0x20,0xa0,0x62,0x4e == smlsl2 v0.4s, v1.8h, v2.8h
|
|
0x20,0xa0,0xa2,0x4e == smlsl2 v0.2d, v1.4s, v2.4s
|
|
0x20,0xa0,0x22,0x2e == umlsl v0.8h, v1.8b, v2.8b
|
|
0x20,0xa0,0x62,0x2e == umlsl v0.4s, v1.4h, v2.4h
|
|
0x20,0xa0,0xa2,0x2e == umlsl v0.2d, v1.2s, v2.2s
|
|
0x20,0xa0,0x22,0x6e == umlsl2 v0.8h, v1.16b, v2.16b
|
|
0x20,0xa0,0x62,0x6e == umlsl2 v0.4s, v1.8h, v2.8h
|
|
0x20,0xa0,0xa2,0x6e == umlsl2 v0.2d, v1.4s, v2.4s
|
|
0x20,0xc0,0x22,0x0e == smull v0.8h, v1.8b, v2.8b
|
|
0x20,0xc0,0x62,0x0e == smull v0.4s, v1.4h, v2.4h
|
|
0x20,0xc0,0xa2,0x0e == smull v0.2d, v1.2s, v2.2s
|
|
0x20,0xc0,0x22,0x4e == smull2 v0.8h, v1.16b, v2.16b
|
|
0x20,0xc0,0x62,0x4e == smull2 v0.4s, v1.8h, v2.8h
|
|
0x20,0xc0,0xa2,0x4e == smull2 v0.2d, v1.4s, v2.4s
|
|
0x20,0xc0,0x22,0x2e == umull v0.8h, v1.8b, v2.8b
|
|
0x20,0xc0,0x62,0x2e == umull v0.4s, v1.4h, v2.4h
|
|
0x20,0xc0,0xa2,0x2e == umull v0.2d, v1.2s, v2.2s
|
|
0x20,0xc0,0x22,0x6e == umull2 v0.8h, v1.16b, v2.16b
|
|
0x20,0xc0,0x62,0x6e == umull2 v0.4s, v1.8h, v2.8h
|
|
0x20,0xc0,0xa2,0x6e == umull2 v0.2d, v1.4s, v2.4s
|
|
0x20,0x90,0x62,0x0e == sqdmlal v0.4s, v1.4h, v2.4h
|
|
0x20,0x90,0xa2,0x0e == sqdmlal v0.2d, v1.2s, v2.2s
|
|
0x20,0x90,0x62,0x4e == sqdmlal2 v0.4s, v1.8h, v2.8h
|
|
0x20,0x90,0xa2,0x4e == sqdmlal2 v0.2d, v1.4s, v2.4s
|
|
0x20,0xb0,0x62,0x0e == sqdmlsl v0.4s, v1.4h, v2.4h
|
|
0x20,0xb0,0xa2,0x0e == sqdmlsl v0.2d, v1.2s, v2.2s
|
|
0x20,0xb0,0x62,0x4e == sqdmlsl2 v0.4s, v1.8h, v2.8h
|
|
0x20,0xb0,0xa2,0x4e == sqdmlsl2 v0.2d, v1.4s, v2.4s
|
|
0x20,0xd0,0x62,0x0e == sqdmull v0.4s, v1.4h, v2.4h
|
|
0x20,0xd0,0xa2,0x0e == sqdmull v0.2d, v1.2s, v2.2s
|
|
0x20,0xd0,0x62,0x4e == sqdmull2 v0.4s, v1.8h, v2.8h
|
|
0x20,0xd0,0xa2,0x4e == sqdmull2 v0.2d, v1.4s, v2.4s
|
|
0x20,0xe0,0x22,0x0e == pmull v0.8h, v1.8b, v2.8b
|
|
0x20,0xe0,0xe2,0x0e == pmull v0.1q, v1.1d, v2.1d
|
|
0x20,0xe0,0x22,0x4e == pmull2 v0.8h, v1.16b, v2.16b
|
|
0x20,0xe0,0xe2,0x4e == pmull2 v0.1q, v1.2d, v2.2d
|
|
0x20,0x10,0x22,0x0e == saddw v0.8h, v1.8h, v2.8b
|
|
0x20,0x10,0x62,0x0e == saddw v0.4s, v1.4s, v2.4h
|
|
0x20,0x10,0xa2,0x0e == saddw v0.2d, v1.2d, v2.2s
|
|
0x20,0x10,0x22,0x4e == saddw2 v0.8h, v1.8h, v2.16b
|
|
0x20,0x10,0x62,0x4e == saddw2 v0.4s, v1.4s, v2.8h
|
|
0x20,0x10,0xa2,0x4e == saddw2 v0.2d, v1.2d, v2.4s
|
|
0x20,0x10,0x22,0x2e == uaddw v0.8h, v1.8h, v2.8b
|
|
0x20,0x10,0x62,0x2e == uaddw v0.4s, v1.4s, v2.4h
|
|
0x20,0x10,0xa2,0x2e == uaddw v0.2d, v1.2d, v2.2s
|
|
0x20,0x10,0x22,0x6e == uaddw2 v0.8h, v1.8h, v2.16b
|
|
0x20,0x10,0x62,0x6e == uaddw2 v0.4s, v1.4s, v2.8h
|
|
0x20,0x10,0xa2,0x6e == uaddw2 v0.2d, v1.2d, v2.4s
|
|
0x20,0x30,0x22,0x0e == ssubw v0.8h, v1.8h, v2.8b
|
|
0x20,0x30,0x62,0x0e == ssubw v0.4s, v1.4s, v2.4h
|
|
0x20,0x30,0xa2,0x0e == ssubw v0.2d, v1.2d, v2.2s
|
|
0x20,0x30,0x22,0x4e == ssubw2 v0.8h, v1.8h, v2.16b
|
|
0x20,0x30,0x62,0x4e == ssubw2 v0.4s, v1.4s, v2.8h
|
|
0x20,0x30,0xa2,0x4e == ssubw2 v0.2d, v1.2d, v2.4s
|
|
0x20,0x30,0x22,0x2e == usubw v0.8h, v1.8h, v2.8b
|
|
0x20,0x30,0x62,0x2e == usubw v0.4s, v1.4s, v2.4h
|
|
0x20,0x30,0xa2,0x2e == usubw v0.2d, v1.2d, v2.2s
|
|
0x20,0x30,0x22,0x6e == usubw2 v0.8h, v1.8h, v2.16b
|
|
0x20,0x30,0x62,0x6e == usubw2 v0.4s, v1.4s, v2.8h
|
|
0x20,0x30,0xa2,0x6e == usubw2 v0.2d, v1.2d, v2.4s
|
|
0x20,0x40,0x22,0x0e == addhn v0.8b, v1.8h, v2.8h
|
|
0x20,0x40,0x62,0x0e == addhn v0.4h, v1.4s, v2.4s
|
|
0x20,0x40,0xa2,0x0e == addhn v0.2s, v1.2d, v2.2d
|
|
0x20,0x40,0x22,0x4e == addhn2 v0.16b, v1.8h, v2.8h
|
|
0x20,0x40,0x62,0x4e == addhn2 v0.8h, v1.4s, v2.4s
|
|
0x20,0x40,0xa2,0x4e == addhn2 v0.4s, v1.2d, v2.2d
|
|
0x20,0x40,0x22,0x2e == raddhn v0.8b, v1.8h, v2.8h
|
|
0x20,0x40,0x62,0x2e == raddhn v0.4h, v1.4s, v2.4s
|
|
0x20,0x40,0xa2,0x2e == raddhn v0.2s, v1.2d, v2.2d
|
|
0x20,0x40,0x22,0x6e == raddhn2 v0.16b, v1.8h, v2.8h
|
|
0x20,0x40,0x62,0x6e == raddhn2 v0.8h, v1.4s, v2.4s
|
|
0x20,0x40,0xa2,0x6e == raddhn2 v0.4s, v1.2d, v2.2d
|
|
0x20,0x60,0x22,0x2e == rsubhn v0.8b, v1.8h, v2.8h
|
|
0x20,0x60,0x62,0x2e == rsubhn v0.4h, v1.4s, v2.4s
|
|
0x20,0x60,0xa2,0x2e == rsubhn v0.2s, v1.2d, v2.2d
|
|
0x20,0x60,0x22,0x6e == rsubhn2 v0.16b, v1.8h, v2.8h
|
|
0x20,0x60,0x62,0x6e == rsubhn2 v0.8h, v1.4s, v2.4s
|
|
0x20,0x60,0xa2,0x6e == rsubhn2 v0.4s, v1.2d, v2.2d
|