2003-08-03 15:47:49 +00:00
|
|
|
//===- X86.td - Target definition file for the Intel X86 arch ---*- C++ -*-===//
|
|
|
|
//
|
|
|
|
// This is a target description file for the Intel i386 architecture, refered to
|
|
|
|
// here as the "X86" architecture.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
// Get the target independent interfaces which we are implementing...
|
|
|
|
//
|
|
|
|
include "../Target.td"
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Register File Description
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
include "X86RegisterInfo.td"
|
|
|
|
|
2003-08-03 18:19:37 +00:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// Instruction Descriptions
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2003-08-03 21:54:21 +00:00
|
|
|
include "X86InstrInfo.td"
|
|
|
|
|
2003-08-03 18:19:37 +00:00
|
|
|
def X86InstrInfo : InstrInfo {
|
2003-08-03 21:54:21 +00:00
|
|
|
set PHIInst = PHI;
|
|
|
|
set NOOPInst = NOOP;
|
|
|
|
|
|
|
|
// Define how we want to layout our TargetSpecific information field... This
|
|
|
|
// should be kept up-to-date with the fields in the X86InstrInfo.h file.
|
|
|
|
set TSFlagsFields = ["FormBits", "isVoid", "hasOpSizePrefix", "Prefix",
|
|
|
|
"TypeBits", "FPFormBits", "printImplicitUses", "Opcode"];
|
|
|
|
set TSFlagsShifts = [ 0, 5, 6, 7,
|
|
|
|
11, 14, 17, 18];
|
2003-08-03 18:19:37 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
def X86 : Target {
|
|
|
|
// Specify the callee saved registers.
|
|
|
|
set CalleeSavedRegisters = [ESI, EDI, EBX, EBP];
|
|
|
|
|
|
|
|
// Yes, pointers are 32-bits in size.
|
|
|
|
set PointerType = i32;
|
|
|
|
|
|
|
|
// Information about the instructions...
|
|
|
|
set InstructionSet = X86InstrInfo;
|
|
|
|
}
|