2010-04-21 18:02:42 +00:00
|
|
|
//===-- RegAllocFast.cpp - A fast register allocator for debug code -------===//
|
|
|
|
//
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
//
|
|
|
|
// This file is distributed under the University of Illinois Open Source
|
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//
|
|
|
|
// This register allocator allocates registers to a basic block at a time,
|
|
|
|
// attempting to keep values in registers and reusing registers as appropriate.
|
|
|
|
//
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
2012-12-03 16:50:05 +00:00
|
|
|
#include "llvm/ADT/DenseMap.h"
|
|
|
|
#include "llvm/ADT/IndexedMap.h"
|
|
|
|
#include "llvm/ADT/STLExtras.h"
|
|
|
|
#include "llvm/ADT/SmallSet.h"
|
|
|
|
#include "llvm/ADT/SmallVector.h"
|
|
|
|
#include "llvm/ADT/SparseSet.h"
|
|
|
|
#include "llvm/ADT/Statistic.h"
|
|
|
|
#include "llvm/CodeGen/MachineFrameInfo.h"
|
2010-04-21 18:02:42 +00:00
|
|
|
#include "llvm/CodeGen/MachineFunctionPass.h"
|
|
|
|
#include "llvm/CodeGen/MachineInstr.h"
|
2010-08-04 18:42:02 +00:00
|
|
|
#include "llvm/CodeGen/MachineInstrBuilder.h"
|
2010-04-21 18:02:42 +00:00
|
|
|
#include "llvm/CodeGen/MachineRegisterInfo.h"
|
2016-04-16 07:51:28 +00:00
|
|
|
#include "llvm/CodeGen/Passes.h"
|
2010-04-21 18:02:42 +00:00
|
|
|
#include "llvm/CodeGen/RegAllocRegistry.h"
|
2012-06-06 20:29:31 +00:00
|
|
|
#include "llvm/CodeGen/RegisterClassInfo.h"
|
2016-04-14 18:29:59 +00:00
|
|
|
#include "llvm/IR/DebugInfo.h"
|
2010-04-21 18:02:42 +00:00
|
|
|
#include "llvm/Support/Debug.h"
|
|
|
|
#include "llvm/Support/ErrorHandling.h"
|
2012-12-03 16:50:05 +00:00
|
|
|
#include "llvm/Target/TargetInstrInfo.h"
|
2014-08-04 21:25:23 +00:00
|
|
|
#include "llvm/Target/TargetSubtargetInfo.h"
|
2010-04-21 18:02:42 +00:00
|
|
|
#include <algorithm>
|
|
|
|
using namespace llvm;
|
|
|
|
|
2014-04-22 02:02:50 +00:00
|
|
|
#define DEBUG_TYPE "regalloc"
|
|
|
|
|
2010-04-21 18:02:42 +00:00
|
|
|
STATISTIC(NumStores, "Number of stores added");
|
|
|
|
STATISTIC(NumLoads , "Number of loads added");
|
2010-05-14 21:55:50 +00:00
|
|
|
STATISTIC(NumCopies, "Number of copies coalesced");
|
2010-04-21 18:02:42 +00:00
|
|
|
|
|
|
|
static RegisterRegAlloc
|
|
|
|
fastRegAlloc("fast", "fast register allocator", createFastRegisterAllocator);
|
|
|
|
|
|
|
|
namespace {
|
|
|
|
class RAFast : public MachineFunctionPass {
|
|
|
|
public:
|
|
|
|
static char ID;
|
2010-08-06 18:33:48 +00:00
|
|
|
RAFast() : MachineFunctionPass(ID), StackSlotForVirtReg(-1),
|
2012-02-10 04:10:36 +00:00
|
|
|
isBulkSpilling(false) {}
|
2016-03-28 17:05:30 +00:00
|
|
|
|
2010-04-21 18:02:42 +00:00
|
|
|
private:
|
|
|
|
MachineFunction *MF;
|
2010-05-13 00:19:43 +00:00
|
|
|
MachineRegisterInfo *MRI;
|
2010-04-21 18:02:42 +00:00
|
|
|
const TargetRegisterInfo *TRI;
|
|
|
|
const TargetInstrInfo *TII;
|
2011-06-02 18:35:30 +00:00
|
|
|
RegisterClassInfo RegClassInfo;
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2010-05-17 02:07:22 +00:00
|
|
|
// Basic block currently being allocated.
|
|
|
|
MachineBasicBlock *MBB;
|
|
|
|
|
2010-04-21 18:02:42 +00:00
|
|
|
// StackSlotForVirtReg - Maps virtual regs to the frame index where these
|
|
|
|
// values are spilled.
|
|
|
|
IndexedMap<int, VirtReg2IndexFunctor> StackSlotForVirtReg;
|
|
|
|
|
2010-05-11 23:24:45 +00:00
|
|
|
// Everything we know about a live virtual register.
|
|
|
|
struct LiveReg {
|
2010-05-11 23:24:47 +00:00
|
|
|
MachineInstr *LastUse; // Last instr to use reg.
|
2012-02-22 01:02:37 +00:00
|
|
|
unsigned VirtReg; // Virtual register number.
|
2010-05-11 23:24:47 +00:00
|
|
|
unsigned PhysReg; // Currently held here.
|
|
|
|
unsigned short LastOpNum; // OpNum on LastUse.
|
|
|
|
bool Dirty; // Register needs spill.
|
2010-05-11 23:24:45 +00:00
|
|
|
|
2012-02-22 01:02:37 +00:00
|
|
|
explicit LiveReg(unsigned v)
|
2014-04-14 00:51:57 +00:00
|
|
|
: LastUse(nullptr), VirtReg(v), PhysReg(0), LastOpNum(0), Dirty(false){}
|
2012-02-22 01:02:37 +00:00
|
|
|
|
2012-04-20 20:05:28 +00:00
|
|
|
unsigned getSparseSetIndex() const {
|
2012-02-22 01:02:37 +00:00
|
|
|
return TargetRegisterInfo::virtReg2Index(VirtReg);
|
|
|
|
}
|
2010-05-11 23:24:45 +00:00
|
|
|
};
|
|
|
|
|
2012-02-22 01:02:37 +00:00
|
|
|
typedef SparseSet<LiveReg> LiveRegMap;
|
2010-05-11 23:24:45 +00:00
|
|
|
|
|
|
|
// LiveVirtRegs - This map contains entries for each virtual register
|
2010-04-21 18:02:42 +00:00
|
|
|
// that is currently available in a physical register.
|
2010-05-11 23:24:45 +00:00
|
|
|
LiveRegMap LiveVirtRegs;
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2011-06-21 22:36:03 +00:00
|
|
|
DenseMap<unsigned, SmallVector<MachineInstr *, 4> > LiveDbgValueMap;
|
2010-08-04 18:42:02 +00:00
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
// RegState - Track the state of a physical register.
|
|
|
|
enum RegState {
|
|
|
|
// A disabled register is not available for allocation, but an alias may
|
|
|
|
// be in use. A register can only be moved out of the disabled state if
|
|
|
|
// all aliases are disabled.
|
|
|
|
regDisabled,
|
|
|
|
|
|
|
|
// A free register is not currently in use and can be allocated
|
|
|
|
// immediately without checking aliases.
|
|
|
|
regFree,
|
|
|
|
|
2011-04-22 01:40:20 +00:00
|
|
|
// A reserved register has been assigned explicitly (e.g., setting up a
|
2010-05-11 18:54:45 +00:00
|
|
|
// call parameter), and it remains reserved until it is used.
|
|
|
|
regReserved
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
// A register state may also be a virtual register number, indication that
|
|
|
|
// the physical register is currently allocated to a virtual register. In
|
2010-05-11 23:24:45 +00:00
|
|
|
// that case, LiveVirtRegs contains the inverse mapping.
|
2010-05-11 18:54:45 +00:00
|
|
|
};
|
|
|
|
|
|
|
|
// PhysRegState - One of the RegState enums, or a virtreg.
|
|
|
|
std::vector<unsigned> PhysRegState;
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2013-02-21 19:35:21 +00:00
|
|
|
// Set of register units.
|
2012-10-17 01:37:59 +00:00
|
|
|
typedef SparseSet<unsigned> UsedInInstrSet;
|
|
|
|
|
2013-02-21 19:35:21 +00:00
|
|
|
// Set of register units that are used in the current instruction, and so
|
|
|
|
// cannot be allocated.
|
2012-10-17 01:37:59 +00:00
|
|
|
UsedInInstrSet UsedInInstr;
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2013-02-21 19:35:21 +00:00
|
|
|
// Mark a physreg as used in this instruction.
|
|
|
|
void markRegUsedInInstr(unsigned PhysReg) {
|
|
|
|
for (MCRegUnitIterator Units(PhysReg, TRI); Units.isValid(); ++Units)
|
|
|
|
UsedInInstr.insert(*Units);
|
|
|
|
}
|
|
|
|
|
|
|
|
// Check if a physreg or any of its aliases are used in this instruction.
|
|
|
|
bool isRegUsedInInstr(unsigned PhysReg) const {
|
|
|
|
for (MCRegUnitIterator Units(PhysReg, TRI); Units.isValid(); ++Units)
|
|
|
|
if (UsedInInstr.count(*Units))
|
|
|
|
return true;
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
|
2010-09-01 19:16:29 +00:00
|
|
|
// SkippedInstrs - Descriptors of instructions whose clobber list was
|
|
|
|
// ignored because all registers were spilled. It is still necessary to
|
|
|
|
// mark all the clobbered registers as used by the function.
|
2011-06-28 19:10:37 +00:00
|
|
|
SmallPtrSet<const MCInstrDesc*, 4> SkippedInstrs;
|
2010-06-04 18:08:29 +00:00
|
|
|
|
2010-05-17 02:07:32 +00:00
|
|
|
// isBulkSpilling - This flag is set when LiveRegMap will be cleared
|
|
|
|
// completely after spilling all live registers. LiveRegMap entries should
|
|
|
|
// not be erased.
|
|
|
|
bool isBulkSpilling;
|
2010-05-14 00:02:20 +00:00
|
|
|
|
2014-03-02 03:20:38 +00:00
|
|
|
enum : unsigned {
|
2010-05-17 15:30:32 +00:00
|
|
|
spillClean = 1,
|
|
|
|
spillDirty = 100,
|
|
|
|
spillImpossible = ~0u
|
|
|
|
};
|
2010-04-21 18:02:42 +00:00
|
|
|
public:
|
2014-03-07 09:26:03 +00:00
|
|
|
const char *getPassName() const override {
|
2010-04-21 18:02:42 +00:00
|
|
|
return "Fast Register Allocator";
|
|
|
|
}
|
|
|
|
|
2014-03-07 09:26:03 +00:00
|
|
|
void getAnalysisUsage(AnalysisUsage &AU) const override {
|
2010-04-21 18:02:42 +00:00
|
|
|
AU.setPreservesCFG();
|
|
|
|
MachineFunctionPass::getAnalysisUsage(AU);
|
|
|
|
}
|
|
|
|
|
2016-03-28 17:05:30 +00:00
|
|
|
MachineFunctionProperties getSetProperties() const override {
|
|
|
|
return MachineFunctionProperties().set(
|
|
|
|
MachineFunctionProperties::Property::AllVRegsAllocated);
|
|
|
|
}
|
|
|
|
|
2010-04-21 18:02:42 +00:00
|
|
|
private:
|
2014-03-07 09:26:03 +00:00
|
|
|
bool runOnMachineFunction(MachineFunction &Fn) override;
|
2010-05-17 02:07:22 +00:00
|
|
|
void AllocateBasicBlock();
|
2010-06-28 18:34:34 +00:00
|
|
|
void handleThroughOperands(MachineInstr *MI,
|
|
|
|
SmallVectorImpl<unsigned> &VirtDead);
|
2010-04-21 18:02:42 +00:00
|
|
|
int getStackSpaceFor(unsigned VirtReg, const TargetRegisterClass *RC);
|
2010-05-15 06:09:08 +00:00
|
|
|
bool isLastUseOfLocalReg(MachineOperand&);
|
|
|
|
|
2010-05-17 02:07:29 +00:00
|
|
|
void addKillFlag(const LiveReg&);
|
2010-05-17 02:49:15 +00:00
|
|
|
void killVirtReg(LiveRegMap::iterator);
|
2010-05-12 18:46:03 +00:00
|
|
|
void killVirtReg(unsigned VirtReg);
|
2010-05-17 02:49:15 +00:00
|
|
|
void spillVirtReg(MachineBasicBlock::iterator MI, LiveRegMap::iterator);
|
2010-05-17 02:07:32 +00:00
|
|
|
void spillVirtReg(MachineBasicBlock::iterator MI, unsigned VirtReg);
|
2010-05-14 18:03:25 +00:00
|
|
|
|
|
|
|
void usePhysReg(MachineOperand&);
|
2010-05-17 02:07:22 +00:00
|
|
|
void definePhysReg(MachineInstr *MI, unsigned PhysReg, RegState NewState);
|
2010-05-17 15:30:32 +00:00
|
|
|
unsigned calcSpillCost(unsigned PhysReg) const;
|
2012-02-22 01:02:37 +00:00
|
|
|
void assignVirtToPhysReg(LiveReg&, unsigned PhysReg);
|
|
|
|
LiveRegMap::iterator findLiveVirtReg(unsigned VirtReg) {
|
|
|
|
return LiveVirtRegs.find(TargetRegisterInfo::virtReg2Index(VirtReg));
|
|
|
|
}
|
|
|
|
LiveRegMap::const_iterator findLiveVirtReg(unsigned VirtReg) const {
|
|
|
|
return LiveVirtRegs.find(TargetRegisterInfo::virtReg2Index(VirtReg));
|
|
|
|
}
|
|
|
|
LiveRegMap::iterator assignVirtToPhysReg(unsigned VReg, unsigned PhysReg);
|
|
|
|
LiveRegMap::iterator allocVirtReg(MachineInstr *MI, LiveRegMap::iterator,
|
|
|
|
unsigned Hint);
|
2010-05-17 03:26:09 +00:00
|
|
|
LiveRegMap::iterator defineVirtReg(MachineInstr *MI, unsigned OpNum,
|
|
|
|
unsigned VirtReg, unsigned Hint);
|
|
|
|
LiveRegMap::iterator reloadVirtReg(MachineInstr *MI, unsigned OpNum,
|
|
|
|
unsigned VirtReg, unsigned Hint);
|
2012-10-31 00:56:01 +00:00
|
|
|
void spillAll(MachineBasicBlock::iterator MI);
|
2010-05-18 21:10:50 +00:00
|
|
|
bool setPhysReg(MachineInstr *MI, unsigned OpNum, unsigned PhysReg);
|
2010-04-21 18:02:42 +00:00
|
|
|
};
|
|
|
|
char RAFast::ID = 0;
|
2015-06-23 09:49:53 +00:00
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
|
|
|
|
/// getStackSpaceFor - This allocates space for the specified virtual register
|
|
|
|
/// to be held on the stack.
|
|
|
|
int RAFast::getStackSpaceFor(unsigned VirtReg, const TargetRegisterClass *RC) {
|
|
|
|
// Find the location Reg would belong...
|
|
|
|
int SS = StackSlotForVirtReg[VirtReg];
|
|
|
|
if (SS != -1)
|
|
|
|
return SS; // Already has space allocated?
|
|
|
|
|
|
|
|
// Allocate a new stack object for this spill location...
|
|
|
|
int FrameIdx = MF->getFrameInfo()->CreateSpillStackObject(RC->getSize(),
|
|
|
|
RC->getAlignment());
|
|
|
|
|
|
|
|
// Assign the slot.
|
|
|
|
StackSlotForVirtReg[VirtReg] = FrameIdx;
|
|
|
|
return FrameIdx;
|
|
|
|
}
|
|
|
|
|
2010-05-15 06:09:08 +00:00
|
|
|
/// isLastUseOfLocalReg - Return true if MO is the only remaining reference to
|
|
|
|
/// its virtual register, and it is guaranteed to be a block-local register.
|
|
|
|
///
|
|
|
|
bool RAFast::isLastUseOfLocalReg(MachineOperand &MO) {
|
|
|
|
// If the register has ever been spilled or reloaded, we conservatively assume
|
|
|
|
// it is a global register used in multiple blocks.
|
|
|
|
if (StackSlotForVirtReg[MO.getReg()] != -1)
|
|
|
|
return false;
|
|
|
|
|
|
|
|
// Check that the use/def chain has exactly one operand - MO.
|
2012-08-08 23:44:01 +00:00
|
|
|
MachineRegisterInfo::reg_nodbg_iterator I = MRI->reg_nodbg_begin(MO.getReg());
|
2014-03-13 23:12:04 +00:00
|
|
|
if (&*I != &MO)
|
2012-08-08 23:44:01 +00:00
|
|
|
return false;
|
|
|
|
return ++I == MRI->reg_nodbg_end();
|
2010-05-15 06:09:08 +00:00
|
|
|
}
|
|
|
|
|
2010-05-12 18:46:03 +00:00
|
|
|
/// addKillFlag - Set kill flags on last use of a virtual register.
|
2010-05-17 02:07:29 +00:00
|
|
|
void RAFast::addKillFlag(const LiveReg &LR) {
|
|
|
|
if (!LR.LastUse) return;
|
|
|
|
MachineOperand &MO = LR.LastUse->getOperand(LR.LastOpNum);
|
2010-05-19 21:36:05 +00:00
|
|
|
if (MO.isUse() && !LR.LastUse->isRegTiedToDefOperand(LR.LastOpNum)) {
|
|
|
|
if (MO.getReg() == LR.PhysReg)
|
2010-05-18 21:10:50 +00:00
|
|
|
MO.setIsKill();
|
|
|
|
else
|
|
|
|
LR.LastUse->addRegisterKilled(LR.PhysReg, TRI, true);
|
|
|
|
}
|
2010-05-12 18:46:03 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/// killVirtReg - Mark virtreg as no longer available.
|
2010-05-17 02:49:15 +00:00
|
|
|
void RAFast::killVirtReg(LiveRegMap::iterator LRI) {
|
2012-02-22 01:02:37 +00:00
|
|
|
addKillFlag(*LRI);
|
2012-02-22 16:50:46 +00:00
|
|
|
assert(PhysRegState[LRI->PhysReg] == LRI->VirtReg &&
|
|
|
|
"Broken RegState mapping");
|
2012-02-22 01:02:37 +00:00
|
|
|
PhysRegState[LRI->PhysReg] = regFree;
|
2010-05-17 02:07:32 +00:00
|
|
|
// Erase from LiveVirtRegs unless we're spilling in bulk.
|
|
|
|
if (!isBulkSpilling)
|
2010-05-17 02:49:15 +00:00
|
|
|
LiveVirtRegs.erase(LRI);
|
2010-05-11 23:24:45 +00:00
|
|
|
}
|
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
/// killVirtReg - Mark virtreg as no longer available.
|
|
|
|
void RAFast::killVirtReg(unsigned VirtReg) {
|
|
|
|
assert(TargetRegisterInfo::isVirtualRegister(VirtReg) &&
|
|
|
|
"killVirtReg needs a virtual register");
|
2012-02-22 01:02:37 +00:00
|
|
|
LiveRegMap::iterator LRI = findLiveVirtReg(VirtReg);
|
2010-05-17 02:49:15 +00:00
|
|
|
if (LRI != LiveVirtRegs.end())
|
|
|
|
killVirtReg(LRI);
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
/// spillVirtReg - This method spills the value specified by VirtReg into the
|
2010-08-21 20:19:51 +00:00
|
|
|
/// corresponding stack slot if needed.
|
2010-05-17 02:07:32 +00:00
|
|
|
void RAFast::spillVirtReg(MachineBasicBlock::iterator MI, unsigned VirtReg) {
|
2010-05-11 18:54:45 +00:00
|
|
|
assert(TargetRegisterInfo::isVirtualRegister(VirtReg) &&
|
|
|
|
"Spilling a physical register is illegal!");
|
2012-02-22 01:02:37 +00:00
|
|
|
LiveRegMap::iterator LRI = findLiveVirtReg(VirtReg);
|
2010-05-17 02:49:15 +00:00
|
|
|
assert(LRI != LiveVirtRegs.end() && "Spilling unmapped virtual register");
|
|
|
|
spillVirtReg(MI, LRI);
|
2010-05-14 00:02:20 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/// spillVirtReg - Do the actual work of spilling.
|
2010-05-17 02:07:22 +00:00
|
|
|
void RAFast::spillVirtReg(MachineBasicBlock::iterator MI,
|
2010-05-17 02:49:15 +00:00
|
|
|
LiveRegMap::iterator LRI) {
|
2012-02-22 01:02:37 +00:00
|
|
|
LiveReg &LR = *LRI;
|
|
|
|
assert(PhysRegState[LR.PhysReg] == LRI->VirtReg && "Broken RegState mapping");
|
2010-05-11 23:24:45 +00:00
|
|
|
|
2010-05-11 23:24:47 +00:00
|
|
|
if (LR.Dirty) {
|
2010-05-17 02:07:32 +00:00
|
|
|
// If this physreg is used by the instruction, we want to kill it on the
|
|
|
|
// instruction, not on the spill.
|
2010-05-17 02:49:15 +00:00
|
|
|
bool SpillKill = LR.LastUse != MI;
|
2010-05-11 23:24:47 +00:00
|
|
|
LR.Dirty = false;
|
2012-02-22 01:02:37 +00:00
|
|
|
DEBUG(dbgs() << "Spilling " << PrintReg(LRI->VirtReg, TRI)
|
2011-01-09 03:05:53 +00:00
|
|
|
<< " in " << PrintReg(LR.PhysReg, TRI));
|
2012-02-22 01:02:37 +00:00
|
|
|
const TargetRegisterClass *RC = MRI->getRegClass(LRI->VirtReg);
|
|
|
|
int FI = getStackSpaceFor(LRI->VirtReg, RC);
|
2010-05-17 02:07:22 +00:00
|
|
|
DEBUG(dbgs() << " to stack slot #" << FI << "\n");
|
2010-05-17 02:49:15 +00:00
|
|
|
TII->storeRegToStackSlot(*MBB, MI, LR.PhysReg, SpillKill, FI, RC, TRI);
|
2010-04-21 18:02:42 +00:00
|
|
|
++NumStores; // Update statistics
|
|
|
|
|
2010-09-01 19:16:29 +00:00
|
|
|
// If this register is used by DBG_VALUE then insert new DBG_VALUE to
|
2010-08-04 18:42:02 +00:00
|
|
|
// identify spilled location as the place to find corresponding variable's
|
|
|
|
// value.
|
2013-07-14 04:42:23 +00:00
|
|
|
SmallVectorImpl<MachineInstr *> &LRIDbgValues =
|
2012-02-22 01:02:37 +00:00
|
|
|
LiveDbgValueMap[LRI->VirtReg];
|
2011-06-21 22:36:03 +00:00
|
|
|
for (unsigned li = 0, le = LRIDbgValues.size(); li != le; ++li) {
|
|
|
|
MachineInstr *DBG = LRIDbgValues[li];
|
Move the complex address expression out of DIVariable and into an extra
argument of the llvm.dbg.declare/llvm.dbg.value intrinsics.
Previously, DIVariable was a variable-length field that has an optional
reference to a Metadata array consisting of a variable number of
complex address expressions. In the case of OpPiece expressions this is
wasting a lot of storage in IR, because when an aggregate type is, e.g.,
SROA'd into all of its n individual members, the IR will contain n copies
of the DIVariable, all alike, only differing in the complex address
reference at the end.
By making the complex address into an extra argument of the
dbg.value/dbg.declare intrinsics, all of the pieces can reference the
same variable and the complex address expressions can be uniqued across
the CU, too.
Down the road, this will allow us to move other flags, such as
"indirection" out of the DIVariable, too.
The new intrinsics look like this:
declare void @llvm.dbg.declare(metadata %storage, metadata %var, metadata %expr)
declare void @llvm.dbg.value(metadata %storage, i64 %offset, metadata %var, metadata %expr)
This patch adds a new LLVM-local tag to DIExpressions, so we can detect
and pretty-print DIExpression metadata nodes.
What this patch doesn't do:
This patch does not touch the "Indirect" field in DIVariable; but moving
that into the expression would be a natural next step.
http://reviews.llvm.org/D4919
rdar://problem/17994491
Thanks to dblaikie and dexonsmith for reviewing this patch!
Note: I accidentally committed a bogus older version of this patch previously.
llvm-svn: 218787
2014-10-01 18:55:02 +00:00
|
|
|
const MDNode *Var = DBG->getDebugVariable();
|
|
|
|
const MDNode *Expr = DBG->getDebugExpression();
|
2013-09-16 23:29:03 +00:00
|
|
|
bool IsIndirect = DBG->isIndirectDebugValue();
|
2013-07-10 16:56:52 +00:00
|
|
|
uint64_t Offset = IsIndirect ? DBG->getOperand(1).getImm() : 0;
|
2015-04-03 19:20:26 +00:00
|
|
|
DebugLoc DL = DBG->getDebugLoc();
|
2015-04-29 16:38:44 +00:00
|
|
|
assert(cast<DILocalVariable>(Var)->isValidLocationForIntrinsic(DL) &&
|
2015-04-03 19:20:26 +00:00
|
|
|
"Expected inlined-at fields to agree");
|
2013-06-16 20:34:15 +00:00
|
|
|
MachineInstr *NewDV =
|
|
|
|
BuildMI(*MBB, MI, DL, TII->get(TargetOpcode::DBG_VALUE))
|
Move the complex address expression out of DIVariable and into an extra
argument of the llvm.dbg.declare/llvm.dbg.value intrinsics.
Previously, DIVariable was a variable-length field that has an optional
reference to a Metadata array consisting of a variable number of
complex address expressions. In the case of OpPiece expressions this is
wasting a lot of storage in IR, because when an aggregate type is, e.g.,
SROA'd into all of its n individual members, the IR will contain n copies
of the DIVariable, all alike, only differing in the complex address
reference at the end.
By making the complex address into an extra argument of the
dbg.value/dbg.declare intrinsics, all of the pieces can reference the
same variable and the complex address expressions can be uniqued across
the CU, too.
Down the road, this will allow us to move other flags, such as
"indirection" out of the DIVariable, too.
The new intrinsics look like this:
declare void @llvm.dbg.declare(metadata %storage, metadata %var, metadata %expr)
declare void @llvm.dbg.value(metadata %storage, i64 %offset, metadata %var, metadata %expr)
This patch adds a new LLVM-local tag to DIExpressions, so we can detect
and pretty-print DIExpression metadata nodes.
What this patch doesn't do:
This patch does not touch the "Indirect" field in DIVariable; but moving
that into the expression would be a natural next step.
http://reviews.llvm.org/D4919
rdar://problem/17994491
Thanks to dblaikie and dexonsmith for reviewing this patch!
Note: I accidentally committed a bogus older version of this patch previously.
llvm-svn: 218787
2014-10-01 18:55:02 +00:00
|
|
|
.addFrameIndex(FI)
|
|
|
|
.addImm(Offset)
|
|
|
|
.addMetadata(Var)
|
|
|
|
.addMetadata(Expr);
|
2014-09-05 17:10:10 +00:00
|
|
|
assert(NewDV->getParent() == MBB && "dangling parent pointer");
|
2013-06-16 20:34:15 +00:00
|
|
|
(void)NewDV;
|
|
|
|
DEBUG(dbgs() << "Inserting debug info due to spill:" << "\n" << *NewDV);
|
2010-08-04 18:42:02 +00:00
|
|
|
}
|
2012-02-22 16:50:46 +00:00
|
|
|
// Now this register is spilled there is should not be any DBG_VALUE
|
|
|
|
// pointing to this register because they are all pointing to spilled value
|
|
|
|
// now.
|
2011-06-21 23:02:36 +00:00
|
|
|
LRIDbgValues.clear();
|
2010-05-17 02:49:15 +00:00
|
|
|
if (SpillKill)
|
2014-04-14 00:51:57 +00:00
|
|
|
LR.LastUse = nullptr; // Don't kill register again
|
2010-05-11 18:54:45 +00:00
|
|
|
}
|
2010-05-17 02:49:15 +00:00
|
|
|
killVirtReg(LRI);
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
/// spillAll - Spill all dirty virtregs without killing them.
|
2012-10-31 00:56:01 +00:00
|
|
|
void RAFast::spillAll(MachineBasicBlock::iterator MI) {
|
2010-05-17 15:30:37 +00:00
|
|
|
if (LiveVirtRegs.empty()) return;
|
2010-05-17 02:07:32 +00:00
|
|
|
isBulkSpilling = true;
|
2010-05-17 20:01:22 +00:00
|
|
|
// The LiveRegMap is keyed by an unsigned (the virtreg number), so the order
|
|
|
|
// of spilling here is deterministic, if arbitrary.
|
|
|
|
for (LiveRegMap::iterator i = LiveVirtRegs.begin(), e = LiveVirtRegs.end();
|
|
|
|
i != e; ++i)
|
2010-05-17 02:07:32 +00:00
|
|
|
spillVirtReg(MI, i);
|
|
|
|
LiveVirtRegs.clear();
|
|
|
|
isBulkSpilling = false;
|
2010-05-11 18:54:45 +00:00
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2010-05-14 18:03:25 +00:00
|
|
|
/// usePhysReg - Handle the direct use of a physical register.
|
|
|
|
/// Check that the register is not used by a virtreg.
|
|
|
|
/// Kill the physreg, marking it free.
|
|
|
|
/// This may add implicit kills to MO->getParent() and invalidate MO.
|
|
|
|
void RAFast::usePhysReg(MachineOperand &MO) {
|
|
|
|
unsigned PhysReg = MO.getReg();
|
|
|
|
assert(TargetRegisterInfo::isPhysicalRegister(PhysReg) &&
|
|
|
|
"Bad usePhysReg operand");
|
2016-05-18 16:10:17 +00:00
|
|
|
|
|
|
|
// Ignore undef uses.
|
|
|
|
if (MO.isUndef())
|
|
|
|
return;
|
|
|
|
|
2013-02-21 19:35:21 +00:00
|
|
|
markRegUsedInInstr(PhysReg);
|
2010-05-14 18:03:25 +00:00
|
|
|
switch (PhysRegState[PhysReg]) {
|
2010-05-11 18:54:45 +00:00
|
|
|
case regDisabled:
|
|
|
|
break;
|
|
|
|
case regReserved:
|
|
|
|
PhysRegState[PhysReg] = regFree;
|
2010-05-14 18:03:25 +00:00
|
|
|
// Fall through
|
|
|
|
case regFree:
|
|
|
|
MO.setIsKill();
|
2010-05-11 18:54:45 +00:00
|
|
|
return;
|
|
|
|
default:
|
2010-12-08 21:35:09 +00:00
|
|
|
// The physreg was allocated to a virtual register. That means the value we
|
2010-05-14 18:03:25 +00:00
|
|
|
// wanted has been clobbered.
|
|
|
|
llvm_unreachable("Instruction uses an allocated register");
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-14 18:03:25 +00:00
|
|
|
// Maybe a superregister is reserved?
|
2012-06-01 23:28:30 +00:00
|
|
|
for (MCRegAliasIterator AI(PhysReg, TRI, false); AI.isValid(); ++AI) {
|
|
|
|
unsigned Alias = *AI;
|
2010-05-14 18:03:25 +00:00
|
|
|
switch (PhysRegState[Alias]) {
|
2010-05-11 18:54:45 +00:00
|
|
|
case regDisabled:
|
|
|
|
break;
|
|
|
|
case regReserved:
|
2014-12-03 23:38:08 +00:00
|
|
|
// Either PhysReg is a subregister of Alias and we mark the
|
|
|
|
// whole register as free, or PhysReg is the superregister of
|
|
|
|
// Alias and we mark all the aliases as disabled before freeing
|
|
|
|
// PhysReg.
|
|
|
|
// In the latter case, since PhysReg was disabled, this means that
|
|
|
|
// its value is defined only by physical sub-registers. This check
|
|
|
|
// is performed by the assert of the default case in this loop.
|
|
|
|
// Note: The value of the superregister may only be partial
|
|
|
|
// defined, that is why regDisabled is a valid state for aliases.
|
|
|
|
assert((TRI->isSuperRegister(PhysReg, Alias) ||
|
|
|
|
TRI->isSuperRegister(Alias, PhysReg)) &&
|
2010-05-14 18:03:25 +00:00
|
|
|
"Instruction is not using a subregister of a reserved register");
|
2014-12-03 23:38:08 +00:00
|
|
|
// Fall through.
|
2010-05-14 18:03:25 +00:00
|
|
|
case regFree:
|
|
|
|
if (TRI->isSuperRegister(PhysReg, Alias)) {
|
|
|
|
// Leave the superregister in the working set.
|
2014-12-03 23:38:08 +00:00
|
|
|
PhysRegState[Alias] = regFree;
|
2010-05-14 18:03:25 +00:00
|
|
|
MO.getParent()->addRegisterKilled(Alias, TRI, true);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
// Some other alias was in the working set - clear it.
|
|
|
|
PhysRegState[Alias] = regDisabled;
|
2010-05-11 18:54:45 +00:00
|
|
|
break;
|
|
|
|
default:
|
2010-05-14 18:03:25 +00:00
|
|
|
llvm_unreachable("Instruction uses an alias of an allocated register");
|
2010-05-11 18:54:45 +00:00
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
2010-05-14 18:03:25 +00:00
|
|
|
|
|
|
|
// All aliases are disabled, bring register into working set.
|
|
|
|
PhysRegState[PhysReg] = regFree;
|
|
|
|
MO.setIsKill();
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-14 18:03:25 +00:00
|
|
|
/// definePhysReg - Mark PhysReg as reserved or free after spilling any
|
|
|
|
/// virtregs. This is very similar to defineVirtReg except the physreg is
|
|
|
|
/// reserved instead of allocated.
|
2010-05-17 02:07:22 +00:00
|
|
|
void RAFast::definePhysReg(MachineInstr *MI, unsigned PhysReg,
|
|
|
|
RegState NewState) {
|
2013-02-21 19:35:21 +00:00
|
|
|
markRegUsedInInstr(PhysReg);
|
2010-05-11 18:54:45 +00:00
|
|
|
switch (unsigned VirtReg = PhysRegState[PhysReg]) {
|
|
|
|
case regDisabled:
|
|
|
|
break;
|
2010-05-14 18:03:25 +00:00
|
|
|
default:
|
2010-05-17 02:07:32 +00:00
|
|
|
spillVirtReg(MI, VirtReg);
|
2010-05-14 18:03:25 +00:00
|
|
|
// Fall through.
|
2010-05-11 18:54:45 +00:00
|
|
|
case regFree:
|
|
|
|
case regReserved:
|
2010-05-14 18:03:25 +00:00
|
|
|
PhysRegState[PhysReg] = NewState;
|
2010-05-11 18:54:45 +00:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2010-05-14 18:03:25 +00:00
|
|
|
// This is a disabled register, disable all aliases.
|
|
|
|
PhysRegState[PhysReg] = NewState;
|
2012-06-01 23:28:30 +00:00
|
|
|
for (MCRegAliasIterator AI(PhysReg, TRI, false); AI.isValid(); ++AI) {
|
|
|
|
unsigned Alias = *AI;
|
2010-05-11 18:54:45 +00:00
|
|
|
switch (unsigned VirtReg = PhysRegState[Alias]) {
|
|
|
|
case regDisabled:
|
|
|
|
break;
|
|
|
|
default:
|
2010-05-17 02:07:32 +00:00
|
|
|
spillVirtReg(MI, VirtReg);
|
2010-05-14 18:03:25 +00:00
|
|
|
// Fall through.
|
|
|
|
case regFree:
|
|
|
|
case regReserved:
|
|
|
|
PhysRegState[Alias] = regDisabled;
|
|
|
|
if (TRI->isSuperRegister(PhysReg, Alias))
|
|
|
|
return;
|
2010-05-11 18:54:45 +00:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2010-05-14 18:03:25 +00:00
|
|
|
|
2010-05-17 15:30:32 +00:00
|
|
|
// calcSpillCost - Return the cost of spilling clearing out PhysReg and
|
|
|
|
// aliases so it is free for allocation.
|
|
|
|
// Returns 0 when PhysReg is free or disabled with all aliases disabled - it
|
|
|
|
// can be allocated directly.
|
|
|
|
// Returns spillImpossible when PhysReg or an alias can't be spilled.
|
|
|
|
unsigned RAFast::calcSpillCost(unsigned PhysReg) const {
|
2013-02-21 19:35:21 +00:00
|
|
|
if (isRegUsedInInstr(PhysReg)) {
|
2011-06-28 17:24:32 +00:00
|
|
|
DEBUG(dbgs() << PrintReg(PhysReg, TRI) << " is already used in instr.\n");
|
2010-05-17 21:02:08 +00:00
|
|
|
return spillImpossible;
|
2011-04-12 22:17:44 +00:00
|
|
|
}
|
2010-05-17 15:30:32 +00:00
|
|
|
switch (unsigned VirtReg = PhysRegState[PhysReg]) {
|
|
|
|
case regDisabled:
|
|
|
|
break;
|
|
|
|
case regFree:
|
|
|
|
return 0;
|
|
|
|
case regReserved:
|
2011-06-28 17:24:32 +00:00
|
|
|
DEBUG(dbgs() << PrintReg(VirtReg, TRI) << " corresponding "
|
|
|
|
<< PrintReg(PhysReg, TRI) << " is reserved already.\n");
|
2010-05-17 15:30:32 +00:00
|
|
|
return spillImpossible;
|
2012-02-22 01:02:37 +00:00
|
|
|
default: {
|
|
|
|
LiveRegMap::const_iterator I = findLiveVirtReg(VirtReg);
|
|
|
|
assert(I != LiveVirtRegs.end() && "Missing VirtReg entry");
|
|
|
|
return I->Dirty ? spillDirty : spillClean;
|
|
|
|
}
|
2010-05-17 15:30:32 +00:00
|
|
|
}
|
|
|
|
|
2011-04-12 00:48:08 +00:00
|
|
|
// This is a disabled register, add up cost of aliases.
|
2011-06-28 17:24:32 +00:00
|
|
|
DEBUG(dbgs() << PrintReg(PhysReg, TRI) << " is disabled.\n");
|
2010-05-17 15:30:32 +00:00
|
|
|
unsigned Cost = 0;
|
2012-06-01 23:28:30 +00:00
|
|
|
for (MCRegAliasIterator AI(PhysReg, TRI, false); AI.isValid(); ++AI) {
|
|
|
|
unsigned Alias = *AI;
|
2010-05-17 15:30:32 +00:00
|
|
|
switch (unsigned VirtReg = PhysRegState[Alias]) {
|
|
|
|
case regDisabled:
|
|
|
|
break;
|
|
|
|
case regFree:
|
|
|
|
++Cost;
|
|
|
|
break;
|
|
|
|
case regReserved:
|
|
|
|
return spillImpossible;
|
2012-02-22 01:02:37 +00:00
|
|
|
default: {
|
|
|
|
LiveRegMap::const_iterator I = findLiveVirtReg(VirtReg);
|
|
|
|
assert(I != LiveVirtRegs.end() && "Missing VirtReg entry");
|
|
|
|
Cost += I->Dirty ? spillDirty : spillClean;
|
2010-05-17 15:30:32 +00:00
|
|
|
break;
|
|
|
|
}
|
2012-02-22 01:02:37 +00:00
|
|
|
}
|
2010-05-17 15:30:32 +00:00
|
|
|
}
|
|
|
|
return Cost;
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2010-04-21 18:02:42 +00:00
|
|
|
/// assignVirtToPhysReg - This method updates local state so that we know
|
|
|
|
/// that PhysReg is the proper container for VirtReg now. The physical
|
|
|
|
/// register must not be used for anything else when this is called.
|
|
|
|
///
|
2012-02-22 01:02:37 +00:00
|
|
|
void RAFast::assignVirtToPhysReg(LiveReg &LR, unsigned PhysReg) {
|
|
|
|
DEBUG(dbgs() << "Assigning " << PrintReg(LR.VirtReg, TRI) << " to "
|
2011-01-09 03:05:53 +00:00
|
|
|
<< PrintReg(PhysReg, TRI) << "\n");
|
2012-02-22 01:02:37 +00:00
|
|
|
PhysRegState[PhysReg] = LR.VirtReg;
|
|
|
|
assert(!LR.PhysReg && "Already assigned a physreg");
|
|
|
|
LR.PhysReg = PhysReg;
|
|
|
|
}
|
|
|
|
|
|
|
|
RAFast::LiveRegMap::iterator
|
|
|
|
RAFast::assignVirtToPhysReg(unsigned VirtReg, unsigned PhysReg) {
|
|
|
|
LiveRegMap::iterator LRI = findLiveVirtReg(VirtReg);
|
|
|
|
assert(LRI != LiveVirtRegs.end() && "VirtReg disappeared");
|
|
|
|
assignVirtToPhysReg(*LRI, PhysReg);
|
|
|
|
return LRI;
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
/// allocVirtReg - Allocate a physical register for VirtReg.
|
2012-02-22 01:02:37 +00:00
|
|
|
RAFast::LiveRegMap::iterator RAFast::allocVirtReg(MachineInstr *MI,
|
|
|
|
LiveRegMap::iterator LRI,
|
|
|
|
unsigned Hint) {
|
|
|
|
const unsigned VirtReg = LRI->VirtReg;
|
2010-05-17 02:07:29 +00:00
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
assert(TargetRegisterInfo::isVirtualRegister(VirtReg) &&
|
|
|
|
"Can only allocate virtual registers");
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2010-05-13 00:19:43 +00:00
|
|
|
const TargetRegisterClass *RC = MRI->getRegClass(VirtReg);
|
2010-05-11 18:54:45 +00:00
|
|
|
|
2010-05-13 00:19:43 +00:00
|
|
|
// Ignore invalid hints.
|
|
|
|
if (Hint && (!TargetRegisterInfo::isPhysicalRegister(Hint) ||
|
2012-10-15 22:41:03 +00:00
|
|
|
!RC->contains(Hint) || !MRI->isAllocatable(Hint)))
|
2010-05-13 00:19:43 +00:00
|
|
|
Hint = 0;
|
|
|
|
|
|
|
|
// Take hint when possible.
|
|
|
|
if (Hint) {
|
2011-06-13 03:26:46 +00:00
|
|
|
// Ignore the hint if we would have to spill a dirty register.
|
|
|
|
unsigned Cost = calcSpillCost(Hint);
|
|
|
|
if (Cost < spillDirty) {
|
|
|
|
if (Cost)
|
|
|
|
definePhysReg(MI, Hint, regFree);
|
2012-02-22 01:02:37 +00:00
|
|
|
// definePhysReg may kill virtual registers and modify LiveVirtRegs.
|
|
|
|
// That invalidates LRI, so run a new lookup for VirtReg.
|
|
|
|
return assignVirtToPhysReg(VirtReg, Hint);
|
2010-05-13 00:19:43 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-11-29 03:34:17 +00:00
|
|
|
ArrayRef<MCPhysReg> AO = RegClassInfo.getOrder(RC);
|
2010-05-17 15:30:32 +00:00
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
// First try to find a completely free register.
|
2012-11-29 03:34:17 +00:00
|
|
|
for (ArrayRef<MCPhysReg>::iterator I = AO.begin(), E = AO.end(); I != E; ++I){
|
2010-05-11 18:54:45 +00:00
|
|
|
unsigned PhysReg = *I;
|
2013-02-21 19:35:21 +00:00
|
|
|
if (PhysRegState[PhysReg] == regFree && !isRegUsedInInstr(PhysReg)) {
|
2012-02-22 01:02:37 +00:00
|
|
|
assignVirtToPhysReg(*LRI, PhysReg);
|
|
|
|
return LRI;
|
|
|
|
}
|
2010-05-11 18:54:45 +00:00
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2011-01-09 03:05:53 +00:00
|
|
|
DEBUG(dbgs() << "Allocating " << PrintReg(VirtReg) << " from "
|
2014-11-17 05:50:14 +00:00
|
|
|
<< TRI->getRegClassName(RC) << "\n");
|
2010-05-17 15:30:32 +00:00
|
|
|
|
|
|
|
unsigned BestReg = 0, BestCost = spillImpossible;
|
2012-11-29 03:34:17 +00:00
|
|
|
for (ArrayRef<MCPhysReg>::iterator I = AO.begin(), E = AO.end(); I != E; ++I){
|
2010-05-17 15:30:32 +00:00
|
|
|
unsigned Cost = calcSpillCost(*I);
|
2011-06-28 17:24:32 +00:00
|
|
|
DEBUG(dbgs() << "\tRegister: " << PrintReg(*I, TRI) << "\n");
|
2011-04-12 22:17:44 +00:00
|
|
|
DEBUG(dbgs() << "\tCost: " << Cost << "\n");
|
|
|
|
DEBUG(dbgs() << "\tBestCost: " << BestCost << "\n");
|
2010-05-17 15:30:37 +00:00
|
|
|
// Cost is 0 when all aliases are already disabled.
|
2012-02-22 01:02:37 +00:00
|
|
|
if (Cost == 0) {
|
|
|
|
assignVirtToPhysReg(*LRI, *I);
|
|
|
|
return LRI;
|
|
|
|
}
|
2010-05-17 15:30:37 +00:00
|
|
|
if (Cost < BestCost)
|
|
|
|
BestReg = *I, BestCost = Cost;
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
if (BestReg) {
|
2010-05-17 15:30:37 +00:00
|
|
|
definePhysReg(MI, BestReg, regFree);
|
2012-02-22 01:02:37 +00:00
|
|
|
// definePhysReg may kill virtual registers and modify LiveVirtRegs.
|
|
|
|
// That invalidates LRI, so run a new lookup for VirtReg.
|
|
|
|
return assignVirtToPhysReg(VirtReg, BestReg);
|
2010-05-11 18:54:45 +00:00
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2011-07-02 07:17:37 +00:00
|
|
|
// Nothing we can do. Report an error and keep going with a bad allocation.
|
2013-10-05 19:33:37 +00:00
|
|
|
if (MI->isInlineAsm())
|
|
|
|
MI->emitError("inline assembly requires more registers than available");
|
|
|
|
else
|
|
|
|
MI->emitError("ran out of registers during register allocation");
|
2011-07-02 07:17:37 +00:00
|
|
|
definePhysReg(MI, *AO.begin(), regFree);
|
2012-02-22 01:02:37 +00:00
|
|
|
return assignVirtToPhysReg(VirtReg, *AO.begin());
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
/// defineVirtReg - Allocate a register for VirtReg and mark it as dirty.
|
2010-05-17 03:26:09 +00:00
|
|
|
RAFast::LiveRegMap::iterator
|
|
|
|
RAFast::defineVirtReg(MachineInstr *MI, unsigned OpNum,
|
|
|
|
unsigned VirtReg, unsigned Hint) {
|
2010-05-11 18:54:45 +00:00
|
|
|
assert(TargetRegisterInfo::isVirtualRegister(VirtReg) &&
|
|
|
|
"Not a virtual register");
|
2010-05-17 02:49:15 +00:00
|
|
|
LiveRegMap::iterator LRI;
|
2010-05-17 02:07:29 +00:00
|
|
|
bool New;
|
2014-03-02 13:30:33 +00:00
|
|
|
std::tie(LRI, New) = LiveVirtRegs.insert(LiveReg(VirtReg));
|
2010-05-17 04:50:57 +00:00
|
|
|
if (New) {
|
|
|
|
// If there is no hint, peek at the only use of this register.
|
|
|
|
if ((!Hint || !TargetRegisterInfo::isPhysicalRegister(Hint)) &&
|
|
|
|
MRI->hasOneNonDBGUse(VirtReg)) {
|
2014-03-13 23:12:04 +00:00
|
|
|
const MachineInstr &UseMI = *MRI->use_instr_nodbg_begin(VirtReg);
|
2010-05-17 04:50:57 +00:00
|
|
|
// It's a copy, use the destination register as a hint.
|
2010-07-03 00:04:37 +00:00
|
|
|
if (UseMI.isCopyLike())
|
|
|
|
Hint = UseMI.getOperand(0).getReg();
|
2010-05-17 04:50:57 +00:00
|
|
|
}
|
2012-02-22 01:02:37 +00:00
|
|
|
LRI = allocVirtReg(MI, LRI, Hint);
|
|
|
|
} else if (LRI->LastUse) {
|
2010-05-18 21:10:50 +00:00
|
|
|
// Redefining a live register - kill at the last use, unless it is this
|
|
|
|
// instruction defining VirtReg multiple times.
|
2012-02-22 01:02:37 +00:00
|
|
|
if (LRI->LastUse != MI || LRI->LastUse->getOperand(LRI->LastOpNum).isUse())
|
|
|
|
addKillFlag(*LRI);
|
2010-05-18 21:10:50 +00:00
|
|
|
}
|
2012-02-22 01:02:37 +00:00
|
|
|
assert(LRI->PhysReg && "Register not assigned");
|
|
|
|
LRI->LastUse = MI;
|
|
|
|
LRI->LastOpNum = OpNum;
|
|
|
|
LRI->Dirty = true;
|
2013-02-21 19:35:21 +00:00
|
|
|
markRegUsedInInstr(LRI->PhysReg);
|
2010-05-17 03:26:09 +00:00
|
|
|
return LRI;
|
2010-05-11 18:54:45 +00:00
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
/// reloadVirtReg - Make sure VirtReg is available in a physreg and return it.
|
2010-05-17 03:26:09 +00:00
|
|
|
RAFast::LiveRegMap::iterator
|
|
|
|
RAFast::reloadVirtReg(MachineInstr *MI, unsigned OpNum,
|
|
|
|
unsigned VirtReg, unsigned Hint) {
|
2010-05-11 18:54:45 +00:00
|
|
|
assert(TargetRegisterInfo::isVirtualRegister(VirtReg) &&
|
|
|
|
"Not a virtual register");
|
2010-05-17 02:49:15 +00:00
|
|
|
LiveRegMap::iterator LRI;
|
2010-05-17 02:07:29 +00:00
|
|
|
bool New;
|
2014-03-02 13:30:33 +00:00
|
|
|
std::tie(LRI, New) = LiveVirtRegs.insert(LiveReg(VirtReg));
|
2010-05-17 03:26:06 +00:00
|
|
|
MachineOperand &MO = MI->getOperand(OpNum);
|
2010-05-17 02:07:29 +00:00
|
|
|
if (New) {
|
2012-02-22 01:02:37 +00:00
|
|
|
LRI = allocVirtReg(MI, LRI, Hint);
|
2010-05-13 00:19:43 +00:00
|
|
|
const TargetRegisterClass *RC = MRI->getRegClass(VirtReg);
|
2010-05-11 18:54:45 +00:00
|
|
|
int FrameIndex = getStackSpaceFor(VirtReg, RC);
|
2011-01-09 03:05:53 +00:00
|
|
|
DEBUG(dbgs() << "Reloading " << PrintReg(VirtReg, TRI) << " into "
|
2012-02-22 01:02:37 +00:00
|
|
|
<< PrintReg(LRI->PhysReg, TRI) << "\n");
|
|
|
|
TII->loadRegFromStackSlot(*MBB, MI, LRI->PhysReg, FrameIndex, RC, TRI);
|
2010-05-11 18:54:45 +00:00
|
|
|
++NumLoads;
|
2012-02-22 01:02:37 +00:00
|
|
|
} else if (LRI->Dirty) {
|
2010-05-15 06:09:08 +00:00
|
|
|
if (isLastUseOfLocalReg(MO)) {
|
|
|
|
DEBUG(dbgs() << "Killing last use: " << MO << "\n");
|
2010-06-29 19:15:30 +00:00
|
|
|
if (MO.isUse())
|
|
|
|
MO.setIsKill();
|
|
|
|
else
|
|
|
|
MO.setIsDead();
|
2010-05-15 06:09:08 +00:00
|
|
|
} else if (MO.isKill()) {
|
|
|
|
DEBUG(dbgs() << "Clearing dubious kill: " << MO << "\n");
|
|
|
|
MO.setIsKill(false);
|
2010-06-29 19:15:30 +00:00
|
|
|
} else if (MO.isDead()) {
|
|
|
|
DEBUG(dbgs() << "Clearing dubious dead: " << MO << "\n");
|
|
|
|
MO.setIsDead(false);
|
2010-05-15 06:09:08 +00:00
|
|
|
}
|
2010-05-17 03:26:06 +00:00
|
|
|
} else if (MO.isKill()) {
|
|
|
|
// We must remove kill flags from uses of reloaded registers because the
|
|
|
|
// register would be killed immediately, and there might be a second use:
|
|
|
|
// %foo = OR %x<kill>, %x
|
|
|
|
// This would cause a second reload of %x into a different register.
|
|
|
|
DEBUG(dbgs() << "Clearing clean kill: " << MO << "\n");
|
|
|
|
MO.setIsKill(false);
|
2010-06-29 19:15:30 +00:00
|
|
|
} else if (MO.isDead()) {
|
|
|
|
DEBUG(dbgs() << "Clearing clean dead: " << MO << "\n");
|
|
|
|
MO.setIsDead(false);
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
2012-02-22 01:02:37 +00:00
|
|
|
assert(LRI->PhysReg && "Register not assigned");
|
|
|
|
LRI->LastUse = MI;
|
|
|
|
LRI->LastOpNum = OpNum;
|
2013-02-21 19:35:21 +00:00
|
|
|
markRegUsedInInstr(LRI->PhysReg);
|
2010-05-17 03:26:09 +00:00
|
|
|
return LRI;
|
2010-05-11 18:54:45 +00:00
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2010-05-18 21:10:50 +00:00
|
|
|
// setPhysReg - Change operand OpNum in MI the refer the PhysReg, considering
|
|
|
|
// subregs. This may invalidate any operand pointers.
|
|
|
|
// Return true if the operand kills its register.
|
|
|
|
bool RAFast::setPhysReg(MachineInstr *MI, unsigned OpNum, unsigned PhysReg) {
|
|
|
|
MachineOperand &MO = MI->getOperand(OpNum);
|
2012-05-14 21:30:58 +00:00
|
|
|
bool Dead = MO.isDead();
|
2010-05-17 02:49:21 +00:00
|
|
|
if (!MO.getSubReg()) {
|
2010-05-11 18:54:45 +00:00
|
|
|
MO.setReg(PhysReg);
|
2012-05-14 21:30:58 +00:00
|
|
|
return MO.isKill() || Dead;
|
2010-05-17 02:49:21 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
// Handle subregister index.
|
|
|
|
MO.setReg(PhysReg ? TRI->getSubReg(PhysReg, MO.getSubReg()) : 0);
|
|
|
|
MO.setSubReg(0);
|
2010-05-19 21:36:05 +00:00
|
|
|
|
|
|
|
// A kill flag implies killing the full register. Add corresponding super
|
|
|
|
// register kill.
|
|
|
|
if (MO.isKill()) {
|
|
|
|
MI->addRegisterKilled(PhysReg, TRI, true);
|
2010-05-17 02:49:21 +00:00
|
|
|
return true;
|
|
|
|
}
|
2012-05-14 21:10:25 +00:00
|
|
|
|
|
|
|
// A <def,read-undef> of a sub-register requires an implicit def of the full
|
|
|
|
// register.
|
|
|
|
if (MO.isDef() && MO.isUndef())
|
|
|
|
MI->addRegisterDefined(PhysReg, TRI);
|
|
|
|
|
2012-05-14 21:30:58 +00:00
|
|
|
return Dead;
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-06-28 18:34:34 +00:00
|
|
|
// Handle special instruction operand like early clobbers and tied ops when
|
|
|
|
// there are additional physreg defines.
|
|
|
|
void RAFast::handleThroughOperands(MachineInstr *MI,
|
|
|
|
SmallVectorImpl<unsigned> &VirtDead) {
|
|
|
|
DEBUG(dbgs() << "Scanning for through registers:");
|
|
|
|
SmallSet<unsigned, 8> ThroughRegs;
|
|
|
|
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
|
|
|
|
MachineOperand &MO = MI->getOperand(i);
|
|
|
|
if (!MO.isReg()) continue;
|
|
|
|
unsigned Reg = MO.getReg();
|
2011-01-10 02:58:51 +00:00
|
|
|
if (!TargetRegisterInfo::isVirtualRegister(Reg))
|
|
|
|
continue;
|
2010-06-29 19:15:30 +00:00
|
|
|
if (MO.isEarlyClobber() || MI->isRegTiedToDefOperand(i) ||
|
|
|
|
(MO.getSubReg() && MI->readsVirtualRegister(Reg))) {
|
2014-11-19 07:49:26 +00:00
|
|
|
if (ThroughRegs.insert(Reg).second)
|
2011-01-09 03:05:53 +00:00
|
|
|
DEBUG(dbgs() << ' ' << PrintReg(Reg));
|
2010-06-28 18:34:34 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
// If any physreg defines collide with preallocated through registers,
|
|
|
|
// we must spill and reallocate.
|
|
|
|
DEBUG(dbgs() << "\nChecking for physdef collisions.\n");
|
|
|
|
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
|
|
|
|
MachineOperand &MO = MI->getOperand(i);
|
|
|
|
if (!MO.isReg() || !MO.isDef()) continue;
|
|
|
|
unsigned Reg = MO.getReg();
|
|
|
|
if (!Reg || !TargetRegisterInfo::isPhysicalRegister(Reg)) continue;
|
2013-02-21 19:35:21 +00:00
|
|
|
markRegUsedInInstr(Reg);
|
2012-06-01 22:38:17 +00:00
|
|
|
for (MCRegAliasIterator AI(Reg, TRI, true); AI.isValid(); ++AI) {
|
|
|
|
if (ThroughRegs.count(PhysRegState[*AI]))
|
|
|
|
definePhysReg(MI, *AI, regFree);
|
2010-06-28 18:34:34 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-06-29 19:15:30 +00:00
|
|
|
SmallVector<unsigned, 8> PartialDefs;
|
2011-11-22 06:27:18 +00:00
|
|
|
DEBUG(dbgs() << "Allocating tied uses.\n");
|
2010-06-28 18:34:34 +00:00
|
|
|
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
|
|
|
|
MachineOperand &MO = MI->getOperand(i);
|
|
|
|
if (!MO.isReg()) continue;
|
|
|
|
unsigned Reg = MO.getReg();
|
2011-01-10 02:58:51 +00:00
|
|
|
if (!TargetRegisterInfo::isVirtualRegister(Reg)) continue;
|
2010-06-28 18:34:34 +00:00
|
|
|
if (MO.isUse()) {
|
|
|
|
unsigned DefIdx = 0;
|
|
|
|
if (!MI->isRegTiedToDefOperand(i, &DefIdx)) continue;
|
|
|
|
DEBUG(dbgs() << "Operand " << i << "("<< MO << ") is tied to operand "
|
|
|
|
<< DefIdx << ".\n");
|
|
|
|
LiveRegMap::iterator LRI = reloadVirtReg(MI, i, Reg, 0);
|
2012-02-22 01:02:37 +00:00
|
|
|
unsigned PhysReg = LRI->PhysReg;
|
2010-06-28 18:34:34 +00:00
|
|
|
setPhysReg(MI, i, PhysReg);
|
2010-06-29 19:15:30 +00:00
|
|
|
// Note: we don't update the def operand yet. That would cause the normal
|
|
|
|
// def-scan to attempt spilling.
|
|
|
|
} else if (MO.getSubReg() && MI->readsVirtualRegister(Reg)) {
|
|
|
|
DEBUG(dbgs() << "Partial redefine: " << MO << "\n");
|
|
|
|
// Reload the register, but don't assign to the operand just yet.
|
|
|
|
// That would confuse the later phys-def processing pass.
|
|
|
|
LiveRegMap::iterator LRI = reloadVirtReg(MI, i, Reg, 0);
|
2012-02-22 01:02:37 +00:00
|
|
|
PartialDefs.push_back(LRI->PhysReg);
|
2010-06-28 18:34:34 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-11-22 06:27:18 +00:00
|
|
|
DEBUG(dbgs() << "Allocating early clobbers.\n");
|
|
|
|
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
|
|
|
|
MachineOperand &MO = MI->getOperand(i);
|
|
|
|
if (!MO.isReg()) continue;
|
|
|
|
unsigned Reg = MO.getReg();
|
|
|
|
if (!TargetRegisterInfo::isVirtualRegister(Reg)) continue;
|
|
|
|
if (!MO.isEarlyClobber())
|
|
|
|
continue;
|
|
|
|
// Note: defineVirtReg may invalidate MO.
|
|
|
|
LiveRegMap::iterator LRI = defineVirtReg(MI, i, Reg, 0);
|
2012-02-22 01:02:37 +00:00
|
|
|
unsigned PhysReg = LRI->PhysReg;
|
2011-11-22 06:27:18 +00:00
|
|
|
if (setPhysReg(MI, i, PhysReg))
|
|
|
|
VirtDead.push_back(Reg);
|
|
|
|
}
|
|
|
|
|
2010-06-28 18:34:34 +00:00
|
|
|
// Restore UsedInInstr to a state usable for allocating normal virtual uses.
|
2012-10-17 01:37:59 +00:00
|
|
|
UsedInInstr.clear();
|
2010-06-28 18:34:34 +00:00
|
|
|
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
|
|
|
|
MachineOperand &MO = MI->getOperand(i);
|
|
|
|
if (!MO.isReg() || (MO.isDef() && !MO.isEarlyClobber())) continue;
|
|
|
|
unsigned Reg = MO.getReg();
|
|
|
|
if (!Reg || !TargetRegisterInfo::isPhysicalRegister(Reg)) continue;
|
2011-06-28 17:24:32 +00:00
|
|
|
DEBUG(dbgs() << "\tSetting " << PrintReg(Reg, TRI)
|
|
|
|
<< " as used in instr\n");
|
2013-02-21 19:35:21 +00:00
|
|
|
markRegUsedInInstr(Reg);
|
2010-06-28 18:34:34 +00:00
|
|
|
}
|
2010-06-29 19:15:30 +00:00
|
|
|
|
|
|
|
// Also mark PartialDefs as used to avoid reallocation.
|
|
|
|
for (unsigned i = 0, e = PartialDefs.size(); i != e; ++i)
|
2013-02-21 19:35:21 +00:00
|
|
|
markRegUsedInInstr(PartialDefs[i]);
|
2010-06-28 18:34:34 +00:00
|
|
|
}
|
|
|
|
|
2012-01-31 05:55:32 +00:00
|
|
|
void RAFast::AllocateBasicBlock() {
|
|
|
|
DEBUG(dbgs() << "\nAllocating " << *MBB);
|
2011-02-04 22:44:08 +00:00
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
PhysRegState.assign(TRI->getNumRegs(), regDisabled);
|
2012-02-22 01:02:37 +00:00
|
|
|
assert(LiveVirtRegs.empty() && "Mapping not cleared from last block?");
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2010-05-17 02:07:22 +00:00
|
|
|
MachineBasicBlock::iterator MII = MBB->begin();
|
2010-05-11 18:54:45 +00:00
|
|
|
|
|
|
|
// Add live-in registers as live.
|
2015-09-09 18:08:03 +00:00
|
|
|
for (const auto &LI : MBB->liveins())
|
|
|
|
if (MRI->isAllocatable(LI.PhysReg))
|
|
|
|
definePhysReg(MII, LI.PhysReg, regReserved);
|
2010-05-11 18:54:45 +00:00
|
|
|
|
2010-06-28 18:34:34 +00:00
|
|
|
SmallVector<unsigned, 8> VirtDead;
|
2010-05-14 04:30:51 +00:00
|
|
|
SmallVector<MachineInstr*, 32> Coalesced;
|
2010-04-21 18:02:42 +00:00
|
|
|
|
|
|
|
// Otherwise, sequentially allocate each instruction in the MBB.
|
2010-05-17 02:07:22 +00:00
|
|
|
while (MII != MBB->end()) {
|
2010-04-21 18:02:42 +00:00
|
|
|
MachineInstr *MI = MII++;
|
2011-06-28 19:10:37 +00:00
|
|
|
const MCInstrDesc &MCID = MI->getDesc();
|
2010-04-21 18:02:42 +00:00
|
|
|
DEBUG({
|
2010-05-13 20:43:17 +00:00
|
|
|
dbgs() << "\n>> " << *MI << "Regs:";
|
2010-05-11 18:54:45 +00:00
|
|
|
for (unsigned Reg = 1, E = TRI->getNumRegs(); Reg != E; ++Reg) {
|
|
|
|
if (PhysRegState[Reg] == regDisabled) continue;
|
|
|
|
dbgs() << " " << TRI->getName(Reg);
|
|
|
|
switch(PhysRegState[Reg]) {
|
|
|
|
case regFree:
|
|
|
|
break;
|
|
|
|
case regReserved:
|
2010-05-13 20:43:17 +00:00
|
|
|
dbgs() << "*";
|
2010-05-11 18:54:45 +00:00
|
|
|
break;
|
2012-02-22 01:02:37 +00:00
|
|
|
default: {
|
2011-01-09 03:05:53 +00:00
|
|
|
dbgs() << '=' << PrintReg(PhysRegState[Reg]);
|
2012-02-22 01:02:37 +00:00
|
|
|
LiveRegMap::iterator I = findLiveVirtReg(PhysRegState[Reg]);
|
|
|
|
assert(I != LiveVirtRegs.end() && "Missing VirtReg entry");
|
|
|
|
if (I->Dirty)
|
2010-05-11 18:54:45 +00:00
|
|
|
dbgs() << "*";
|
2012-02-22 01:02:37 +00:00
|
|
|
assert(I->PhysReg == Reg && "Bad inverse map");
|
2010-05-11 18:54:45 +00:00
|
|
|
break;
|
|
|
|
}
|
2012-02-22 01:02:37 +00:00
|
|
|
}
|
2010-05-11 18:54:45 +00:00
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
dbgs() << '\n';
|
2010-05-11 23:24:45 +00:00
|
|
|
// Check that LiveVirtRegs is the inverse.
|
|
|
|
for (LiveRegMap::iterator i = LiveVirtRegs.begin(),
|
|
|
|
e = LiveVirtRegs.end(); i != e; ++i) {
|
2012-02-22 01:02:37 +00:00
|
|
|
assert(TargetRegisterInfo::isVirtualRegister(i->VirtReg) &&
|
2010-05-11 18:54:45 +00:00
|
|
|
"Bad map key");
|
2012-02-22 01:02:37 +00:00
|
|
|
assert(TargetRegisterInfo::isPhysicalRegister(i->PhysReg) &&
|
2010-05-11 18:54:45 +00:00
|
|
|
"Bad map value");
|
2012-02-22 01:02:37 +00:00
|
|
|
assert(PhysRegState[i->PhysReg] == i->VirtReg && "Bad inverse map");
|
2010-05-11 18:54:45 +00:00
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
});
|
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
// Debug values are not allowed to change codegen in any way.
|
|
|
|
if (MI->isDebugValue()) {
|
2010-07-19 23:25:39 +00:00
|
|
|
bool ScanDbgValue = true;
|
|
|
|
while (ScanDbgValue) {
|
|
|
|
ScanDbgValue = false;
|
|
|
|
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
|
|
|
|
MachineOperand &MO = MI->getOperand(i);
|
|
|
|
if (!MO.isReg()) continue;
|
|
|
|
unsigned Reg = MO.getReg();
|
2011-01-10 02:58:51 +00:00
|
|
|
if (!TargetRegisterInfo::isVirtualRegister(Reg)) continue;
|
2012-02-22 01:02:37 +00:00
|
|
|
LiveRegMap::iterator LRI = findLiveVirtReg(Reg);
|
2010-07-19 23:25:39 +00:00
|
|
|
if (LRI != LiveVirtRegs.end())
|
2012-02-22 01:02:37 +00:00
|
|
|
setPhysReg(MI, i, LRI->PhysReg);
|
2010-07-09 21:48:31 +00:00
|
|
|
else {
|
2010-07-19 23:25:39 +00:00
|
|
|
int SS = StackSlotForVirtReg[Reg];
|
2010-09-10 20:32:09 +00:00
|
|
|
if (SS == -1) {
|
2010-09-01 19:16:29 +00:00
|
|
|
// We can't allocate a physreg for a DebugValue, sorry!
|
2010-09-10 20:32:09 +00:00
|
|
|
DEBUG(dbgs() << "Unable to allocate vreg used by DBG_VALUE");
|
2010-09-01 19:16:29 +00:00
|
|
|
MO.setReg(0);
|
2010-09-10 20:32:09 +00:00
|
|
|
}
|
2010-07-19 23:25:39 +00:00
|
|
|
else {
|
|
|
|
// Modify DBG_VALUE now that the value is in a spill slot.
|
2013-09-16 23:29:03 +00:00
|
|
|
bool IsIndirect = MI->isIndirectDebugValue();
|
2013-07-10 16:56:52 +00:00
|
|
|
uint64_t Offset = IsIndirect ? MI->getOperand(1).getImm() : 0;
|
Move the complex address expression out of DIVariable and into an extra
argument of the llvm.dbg.declare/llvm.dbg.value intrinsics.
Previously, DIVariable was a variable-length field that has an optional
reference to a Metadata array consisting of a variable number of
complex address expressions. In the case of OpPiece expressions this is
wasting a lot of storage in IR, because when an aggregate type is, e.g.,
SROA'd into all of its n individual members, the IR will contain n copies
of the DIVariable, all alike, only differing in the complex address
reference at the end.
By making the complex address into an extra argument of the
dbg.value/dbg.declare intrinsics, all of the pieces can reference the
same variable and the complex address expressions can be uniqued across
the CU, too.
Down the road, this will allow us to move other flags, such as
"indirection" out of the DIVariable, too.
The new intrinsics look like this:
declare void @llvm.dbg.declare(metadata %storage, metadata %var, metadata %expr)
declare void @llvm.dbg.value(metadata %storage, i64 %offset, metadata %var, metadata %expr)
This patch adds a new LLVM-local tag to DIExpressions, so we can detect
and pretty-print DIExpression metadata nodes.
What this patch doesn't do:
This patch does not touch the "Indirect" field in DIVariable; but moving
that into the expression would be a natural next step.
http://reviews.llvm.org/D4919
rdar://problem/17994491
Thanks to dblaikie and dexonsmith for reviewing this patch!
Note: I accidentally committed a bogus older version of this patch previously.
llvm-svn: 218787
2014-10-01 18:55:02 +00:00
|
|
|
const MDNode *Var = MI->getDebugVariable();
|
|
|
|
const MDNode *Expr = MI->getDebugExpression();
|
2010-07-19 23:25:39 +00:00
|
|
|
DebugLoc DL = MI->getDebugLoc();
|
2013-06-16 20:34:15 +00:00
|
|
|
MachineBasicBlock *MBB = MI->getParent();
|
2015-04-06 23:27:40 +00:00
|
|
|
assert(
|
2015-04-29 16:38:44 +00:00
|
|
|
cast<DILocalVariable>(Var)->isValidLocationForIntrinsic(DL) &&
|
2015-04-06 23:27:40 +00:00
|
|
|
"Expected inlined-at fields to agree");
|
2013-06-16 20:34:15 +00:00
|
|
|
MachineInstr *NewDV = BuildMI(*MBB, MBB->erase(MI), DL,
|
|
|
|
TII->get(TargetOpcode::DBG_VALUE))
|
Move the complex address expression out of DIVariable and into an extra
argument of the llvm.dbg.declare/llvm.dbg.value intrinsics.
Previously, DIVariable was a variable-length field that has an optional
reference to a Metadata array consisting of a variable number of
complex address expressions. In the case of OpPiece expressions this is
wasting a lot of storage in IR, because when an aggregate type is, e.g.,
SROA'd into all of its n individual members, the IR will contain n copies
of the DIVariable, all alike, only differing in the complex address
reference at the end.
By making the complex address into an extra argument of the
dbg.value/dbg.declare intrinsics, all of the pieces can reference the
same variable and the complex address expressions can be uniqued across
the CU, too.
Down the road, this will allow us to move other flags, such as
"indirection" out of the DIVariable, too.
The new intrinsics look like this:
declare void @llvm.dbg.declare(metadata %storage, metadata %var, metadata %expr)
declare void @llvm.dbg.value(metadata %storage, i64 %offset, metadata %var, metadata %expr)
This patch adds a new LLVM-local tag to DIExpressions, so we can detect
and pretty-print DIExpression metadata nodes.
What this patch doesn't do:
This patch does not touch the "Indirect" field in DIVariable; but moving
that into the expression would be a natural next step.
http://reviews.llvm.org/D4919
rdar://problem/17994491
Thanks to dblaikie and dexonsmith for reviewing this patch!
Note: I accidentally committed a bogus older version of this patch previously.
llvm-svn: 218787
2014-10-01 18:55:02 +00:00
|
|
|
.addFrameIndex(SS)
|
|
|
|
.addImm(Offset)
|
|
|
|
.addMetadata(Var)
|
|
|
|
.addMetadata(Expr);
|
2013-06-16 20:34:15 +00:00
|
|
|
DEBUG(dbgs() << "Modifying debug info due to spill:"
|
|
|
|
<< "\t" << *NewDV);
|
|
|
|
// Scan NewDV operands from the beginning.
|
|
|
|
MI = NewDV;
|
|
|
|
ScanDbgValue = true;
|
|
|
|
break;
|
2010-07-19 23:25:39 +00:00
|
|
|
}
|
2010-07-09 21:48:31 +00:00
|
|
|
}
|
2011-11-15 21:03:58 +00:00
|
|
|
LiveDbgValueMap[Reg].push_back(MI);
|
2010-07-09 21:48:31 +00:00
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
2010-05-11 18:54:45 +00:00
|
|
|
// Next instruction.
|
|
|
|
continue;
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-13 00:19:43 +00:00
|
|
|
// If this is a copy, we may be able to coalesce.
|
2010-07-16 04:45:42 +00:00
|
|
|
unsigned CopySrc = 0, CopyDst = 0, CopySrcSub = 0, CopyDstSub = 0;
|
2010-07-03 00:04:37 +00:00
|
|
|
if (MI->isCopy()) {
|
|
|
|
CopyDst = MI->getOperand(0).getReg();
|
|
|
|
CopySrc = MI->getOperand(1).getReg();
|
|
|
|
CopyDstSub = MI->getOperand(0).getSubReg();
|
|
|
|
CopySrcSub = MI->getOperand(1).getSubReg();
|
2010-07-16 04:45:42 +00:00
|
|
|
}
|
2010-05-13 00:19:43 +00:00
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
// Track registers used by instruction.
|
2012-10-17 01:37:59 +00:00
|
|
|
UsedInInstr.clear();
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
// First scan.
|
|
|
|
// Mark physreg uses and early clobbers as used.
|
2010-05-14 21:55:52 +00:00
|
|
|
// Find the end of the virtreg operands
|
|
|
|
unsigned VirtOpEnd = 0;
|
2010-06-29 19:15:30 +00:00
|
|
|
bool hasTiedOps = false;
|
|
|
|
bool hasEarlyClobbers = false;
|
|
|
|
bool hasPartialRedefs = false;
|
|
|
|
bool hasPhysDefs = false;
|
2010-05-11 18:54:45 +00:00
|
|
|
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
|
2010-04-21 18:02:42 +00:00
|
|
|
MachineOperand &MO = MI->getOperand(i);
|
2012-11-06 22:52:42 +00:00
|
|
|
// Make sure MRI knows about registers clobbered by regmasks.
|
|
|
|
if (MO.isRegMask()) {
|
|
|
|
MRI->addPhysRegsUsedFromRegMask(MO.getRegMask());
|
|
|
|
continue;
|
|
|
|
}
|
2010-05-11 18:54:45 +00:00
|
|
|
if (!MO.isReg()) continue;
|
|
|
|
unsigned Reg = MO.getReg();
|
2010-05-14 21:55:52 +00:00
|
|
|
if (!Reg) continue;
|
|
|
|
if (TargetRegisterInfo::isVirtualRegister(Reg)) {
|
|
|
|
VirtOpEnd = i+1;
|
2010-06-29 19:15:30 +00:00
|
|
|
if (MO.isUse()) {
|
2010-06-28 18:34:34 +00:00
|
|
|
hasTiedOps = hasTiedOps ||
|
2011-06-28 19:10:37 +00:00
|
|
|
MCID.getOperandConstraint(i, MCOI::TIED_TO) != -1;
|
2010-06-29 19:15:30 +00:00
|
|
|
} else {
|
|
|
|
if (MO.isEarlyClobber())
|
|
|
|
hasEarlyClobbers = true;
|
|
|
|
if (MO.getSubReg() && MI->readsVirtualRegister(Reg))
|
|
|
|
hasPartialRedefs = true;
|
|
|
|
}
|
2010-05-14 21:55:52 +00:00
|
|
|
continue;
|
|
|
|
}
|
2012-10-15 22:41:03 +00:00
|
|
|
if (!MRI->isAllocatable(Reg)) continue;
|
2010-05-11 18:54:45 +00:00
|
|
|
if (MO.isUse()) {
|
2010-05-14 18:03:25 +00:00
|
|
|
usePhysReg(MO);
|
2010-05-11 18:54:45 +00:00
|
|
|
} else if (MO.isEarlyClobber()) {
|
2010-06-15 16:20:57 +00:00
|
|
|
definePhysReg(MI, Reg, (MO.isImplicit() || MO.isDead()) ?
|
|
|
|
regFree : regReserved);
|
2010-06-28 18:34:34 +00:00
|
|
|
hasEarlyClobbers = true;
|
|
|
|
} else
|
|
|
|
hasPhysDefs = true;
|
|
|
|
}
|
|
|
|
|
|
|
|
// The instruction may have virtual register operands that must be allocated
|
|
|
|
// the same register at use-time and def-time: early clobbers and tied
|
|
|
|
// operands. If there are also physical defs, these registers must avoid
|
|
|
|
// both physical defs and uses, making them more constrained than normal
|
|
|
|
// operands.
|
2010-09-01 19:16:29 +00:00
|
|
|
// Similarly, if there are multiple defs and tied operands, we must make
|
|
|
|
// sure the same register is allocated to uses and defs.
|
2010-06-28 18:34:34 +00:00
|
|
|
// We didn't detect inline asm tied operands above, so just make this extra
|
|
|
|
// pass for all inline asm.
|
2010-06-29 19:15:30 +00:00
|
|
|
if (MI->isInlineAsm() || hasEarlyClobbers || hasPartialRedefs ||
|
2011-06-28 19:10:37 +00:00
|
|
|
(hasTiedOps && (hasPhysDefs || MCID.getNumDefs() > 1))) {
|
2010-06-28 18:34:34 +00:00
|
|
|
handleThroughOperands(MI, VirtDead);
|
|
|
|
// Don't attempt coalescing when we have funny stuff going on.
|
|
|
|
CopyDst = 0;
|
2010-07-29 00:52:19 +00:00
|
|
|
// Pretend we have early clobbers so the use operands get marked below.
|
|
|
|
// This is not necessary for the common case of a single tied use.
|
|
|
|
hasEarlyClobbers = true;
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
// Second scan.
|
2010-06-28 18:34:34 +00:00
|
|
|
// Allocate virtreg uses.
|
2010-05-14 21:55:52 +00:00
|
|
|
for (unsigned i = 0; i != VirtOpEnd; ++i) {
|
2010-04-21 18:02:42 +00:00
|
|
|
MachineOperand &MO = MI->getOperand(i);
|
2010-05-11 18:54:45 +00:00
|
|
|
if (!MO.isReg()) continue;
|
2010-04-21 18:02:42 +00:00
|
|
|
unsigned Reg = MO.getReg();
|
2011-01-10 02:58:51 +00:00
|
|
|
if (!TargetRegisterInfo::isVirtualRegister(Reg)) continue;
|
2010-05-11 18:54:45 +00:00
|
|
|
if (MO.isUse()) {
|
2010-05-17 03:26:09 +00:00
|
|
|
LiveRegMap::iterator LRI = reloadVirtReg(MI, i, Reg, CopyDst);
|
2012-02-22 01:02:37 +00:00
|
|
|
unsigned PhysReg = LRI->PhysReg;
|
2010-05-14 04:30:51 +00:00
|
|
|
CopySrc = (CopySrc == Reg || CopySrc == PhysReg) ? PhysReg : 0;
|
2010-05-18 21:10:50 +00:00
|
|
|
if (setPhysReg(MI, i, PhysReg))
|
2010-05-17 03:26:09 +00:00
|
|
|
killVirtReg(LRI);
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-07-29 00:52:19 +00:00
|
|
|
// Track registers defined by instruction - early clobbers and tied uses at
|
|
|
|
// this point.
|
2012-10-17 01:37:59 +00:00
|
|
|
UsedInInstr.clear();
|
2010-06-28 18:34:34 +00:00
|
|
|
if (hasEarlyClobbers) {
|
|
|
|
for (unsigned i = 0, e = MI->getNumOperands(); i != e; ++i) {
|
|
|
|
MachineOperand &MO = MI->getOperand(i);
|
2010-07-29 00:52:19 +00:00
|
|
|
if (!MO.isReg()) continue;
|
2010-06-28 18:34:34 +00:00
|
|
|
unsigned Reg = MO.getReg();
|
|
|
|
if (!Reg || !TargetRegisterInfo::isPhysicalRegister(Reg)) continue;
|
2010-07-29 00:52:19 +00:00
|
|
|
// Look for physreg defs and tied uses.
|
|
|
|
if (!MO.isDef() && !MI->isRegTiedToDefOperand(i)) continue;
|
2013-02-21 19:35:21 +00:00
|
|
|
markRegUsedInInstr(Reg);
|
2010-06-28 18:34:34 +00:00
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-17 02:49:18 +00:00
|
|
|
unsigned DefOpEnd = MI->getNumOperands();
|
2011-12-07 07:15:52 +00:00
|
|
|
if (MI->isCall()) {
|
2016-02-20 00:32:29 +00:00
|
|
|
// Spill all virtregs before a call. This serves one purpose: If an
|
2010-09-01 19:16:29 +00:00
|
|
|
// exception is thrown, the landing pad is going to expect to find
|
2016-02-20 00:32:29 +00:00
|
|
|
// registers in their spill slots.
|
|
|
|
// Note: although this is appealing to just consider all definitions
|
|
|
|
// as call-clobbered, this is not correct because some of those
|
|
|
|
// definitions may be used later on and we do not want to reuse
|
|
|
|
// those for virtual registers in between.
|
2010-05-17 02:49:18 +00:00
|
|
|
DEBUG(dbgs() << " Spilling remaining registers before call.\n");
|
|
|
|
spillAll(MI);
|
2010-06-04 18:08:29 +00:00
|
|
|
|
|
|
|
// The imp-defs are skipped below, but we still need to mark those
|
|
|
|
// registers as used by the function.
|
2011-06-28 19:10:37 +00:00
|
|
|
SkippedInstrs.insert(&MCID);
|
2010-05-17 02:49:18 +00:00
|
|
|
}
|
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
// Third scan.
|
|
|
|
// Allocate defs and collect dead defs.
|
2010-05-17 02:49:18 +00:00
|
|
|
for (unsigned i = 0; i != DefOpEnd; ++i) {
|
2010-04-21 18:02:42 +00:00
|
|
|
MachineOperand &MO = MI->getOperand(i);
|
2010-06-15 16:20:57 +00:00
|
|
|
if (!MO.isReg() || !MO.isDef() || !MO.getReg() || MO.isEarlyClobber())
|
|
|
|
continue;
|
2010-05-11 18:54:45 +00:00
|
|
|
unsigned Reg = MO.getReg();
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
if (TargetRegisterInfo::isPhysicalRegister(Reg)) {
|
2012-10-15 22:41:03 +00:00
|
|
|
if (!MRI->isAllocatable(Reg)) continue;
|
2014-12-03 23:38:08 +00:00
|
|
|
definePhysReg(MI, Reg, MO.isDead() ? regFree : regReserved);
|
2010-05-11 18:54:45 +00:00
|
|
|
continue;
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
2010-05-17 03:26:09 +00:00
|
|
|
LiveRegMap::iterator LRI = defineVirtReg(MI, i, Reg, CopySrc);
|
2012-02-22 01:02:37 +00:00
|
|
|
unsigned PhysReg = LRI->PhysReg;
|
2010-05-18 21:10:50 +00:00
|
|
|
if (setPhysReg(MI, i, PhysReg)) {
|
|
|
|
VirtDead.push_back(Reg);
|
2010-05-14 04:30:51 +00:00
|
|
|
CopyDst = 0; // cancel coalescing;
|
|
|
|
} else
|
|
|
|
CopyDst = (CopyDst == Reg || CopyDst == PhysReg) ? PhysReg : 0;
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-18 21:10:50 +00:00
|
|
|
// Kill dead defs after the scan to ensure that multiple defs of the same
|
|
|
|
// register are allocated identically. We didn't need to do this for uses
|
|
|
|
// because we are crerating our own kill flags, and they are always at the
|
|
|
|
// last use.
|
|
|
|
for (unsigned i = 0, e = VirtDead.size(); i != e; ++i)
|
|
|
|
killVirtReg(VirtDead[i]);
|
|
|
|
VirtDead.clear();
|
|
|
|
|
2010-05-14 04:30:51 +00:00
|
|
|
if (CopyDst && CopyDst == CopySrc && CopyDstSub == CopySrcSub) {
|
|
|
|
DEBUG(dbgs() << "-- coalescing: " << *MI);
|
|
|
|
Coalesced.push_back(MI);
|
|
|
|
} else {
|
|
|
|
DEBUG(dbgs() << "<< " << *MI);
|
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
2010-05-11 18:54:45 +00:00
|
|
|
// Spill all physical registers holding virtual registers now.
|
2010-05-17 02:07:32 +00:00
|
|
|
DEBUG(dbgs() << "Spilling live registers at end of block.\n");
|
|
|
|
spillAll(MBB->getFirstTerminator());
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2010-05-14 04:30:51 +00:00
|
|
|
// Erase all the coalesced copies. We are delaying it until now because
|
2010-05-17 02:07:32 +00:00
|
|
|
// LiveVirtRegs might refer to the instrs.
|
2010-05-14 04:30:51 +00:00
|
|
|
for (unsigned i = 0, e = Coalesced.size(); i != e; ++i)
|
2010-05-17 02:07:22 +00:00
|
|
|
MBB->erase(Coalesced[i]);
|
2010-05-14 21:55:50 +00:00
|
|
|
NumCopies += Coalesced.size();
|
2010-05-14 04:30:51 +00:00
|
|
|
|
2010-05-17 02:07:22 +00:00
|
|
|
DEBUG(MBB->dump());
|
2010-04-21 18:02:42 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
/// runOnMachineFunction - Register allocate the whole function
|
|
|
|
///
|
|
|
|
bool RAFast::runOnMachineFunction(MachineFunction &Fn) {
|
2010-05-13 20:43:17 +00:00
|
|
|
DEBUG(dbgs() << "********** FAST REGISTER ALLOCATION **********\n"
|
2012-08-22 17:18:53 +00:00
|
|
|
<< "********** Function: " << Fn.getName() << '\n');
|
2010-04-21 18:02:42 +00:00
|
|
|
MF = &Fn;
|
2010-05-13 00:19:43 +00:00
|
|
|
MRI = &MF->getRegInfo();
|
2014-10-14 07:22:00 +00:00
|
|
|
TRI = MF->getSubtarget().getRegisterInfo();
|
|
|
|
TII = MF->getSubtarget().getInstrInfo();
|
2012-11-28 00:21:29 +00:00
|
|
|
MRI->freezeReservedRegs(Fn);
|
2011-06-02 18:35:30 +00:00
|
|
|
RegClassInfo.runOnMachineFunction(Fn);
|
2012-10-17 01:37:59 +00:00
|
|
|
UsedInInstr.clear();
|
2013-02-21 19:35:21 +00:00
|
|
|
UsedInInstr.setUniverse(TRI->getNumRegUnits());
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2012-02-10 04:10:36 +00:00
|
|
|
assert(!MRI->isSSA() && "regalloc requires leaving SSA");
|
|
|
|
|
2010-04-21 18:02:42 +00:00
|
|
|
// initialize the virtual->physical register map to have a 'null'
|
|
|
|
// mapping for all virtual registers
|
2011-01-09 21:58:20 +00:00
|
|
|
StackSlotForVirtReg.resize(MRI->getNumVirtRegs());
|
2012-02-22 01:02:37 +00:00
|
|
|
LiveVirtRegs.setUniverse(MRI->getNumVirtRegs());
|
2010-04-21 18:02:42 +00:00
|
|
|
|
|
|
|
// Loop over all of the basic blocks, eliminating virtual register references
|
2010-05-17 02:07:22 +00:00
|
|
|
for (MachineFunction::iterator MBBi = Fn.begin(), MBBe = Fn.end();
|
|
|
|
MBBi != MBBe; ++MBBi) {
|
|
|
|
MBB = &*MBBi;
|
|
|
|
AllocateBasicBlock();
|
|
|
|
}
|
2010-04-21 18:02:42 +00:00
|
|
|
|
2012-02-21 04:51:23 +00:00
|
|
|
// All machine operands and other references to virtual registers have been
|
|
|
|
// replaced. Remove the virtual registers.
|
|
|
|
MRI->clearVirtRegs();
|
|
|
|
|
2010-06-04 18:08:29 +00:00
|
|
|
SkippedInstrs.clear();
|
2010-04-21 18:02:42 +00:00
|
|
|
StackSlotForVirtReg.clear();
|
2010-08-04 18:42:02 +00:00
|
|
|
LiveDbgValueMap.clear();
|
2010-04-21 18:02:42 +00:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
|
|
|
FunctionPass *llvm::createFastRegisterAllocator() {
|
|
|
|
return new RAFast();
|
|
|
|
}
|