RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-26 21:47:07 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Simple copyConstantToReg support, SETHIi and ORri

Browse Source 
llvm-svn: 12107
This commit is contained in:
Brian Gaeke 2004-03-04 00:56:25 +00:00
parent 324c928e36
commit 9ebecfdfe0
2 changed files with 24 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
lib/Target/SparcV8/InstSelectSimple.cpp
View File

@ -167,11 +167,27 @@ void V8ISel::copyConstantToRegister(MachineBasicBlock *MBB,
Constant *C, unsigned R) {
if (C->getType()->isIntegral()) {
unsigned Class = getClass(C->getType());
ConstantInt *CI = cast<ConstantInt>(C);
// cByte: or %g0, <imm>, <dest>
// cShort or cInt: sethi, then or
// BuildMI(*MBB, IP, <opcode>, <#regs>, R).addImm(CI->getRawValue());
switch (Class) {
case cByte:
BuildMI (*MBB, IP, V8::ORri, 2, R).addReg (V8::G0).addImm ((uint8_t) CI->getRawValue ());
return;
case cShort: {
unsigned TmpReg = makeAnotherReg (C->getType ());
BuildMI (*MBB, IP, V8::SETHIi, 1, TmpReg).addImm (((uint16_t) CI->getRawValue ()) >> 10);
BuildMI (*MBB, IP, V8::ORri, 2, R).addReg (TmpReg).addImm (((uint16_t) CI->getRawValue ()) & 0x03ff);
return;
}
case cInt: {
unsigned TmpReg = makeAnotherReg (C->getType ());
BuildMI (*MBB, IP, V8::SETHIi, 1, TmpReg).addImm (((uint32_t) CI->getRawValue ()) >> 10);
BuildMI (*MBB, IP, V8::ORri, 2, R).addReg (TmpReg).addImm (((uint32_t) CI->getRawValue ()) & 0x03ff);
return;
}
default:
assert (0 && "Can't move this kind of constant");
return;
}
}
assert (0 && "Can't copy constants into registers yet");

4
lib/Target/SparcV8/SparcV8InstrInfo.td
View File

@ -62,9 +62,13 @@ def CALL : InstV8 {
let Name = "call";
}
// Section B.9 - SETHI Instruction, p. 102
def SETHIi: F2_1<0b100, "sethi">;
// Section B.11 - Logical Instructions, p. 106
def ANDri : F3_2<2, 0b000001, "and">;
def ORrr : F3_1<2, 0b000010, "or">;
def ORri : F3_2<2, 0b000010, "or">;
// Section B.12 - Shift Instructions, p. 107
def SLLri : F3_1<2, 0b100101, "sll">;