RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-24 04:45:00 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Updated.

Browse Source 
llvm-svn: 35229
This commit is contained in:
Evan Cheng 2007-03-20 22:32:39 +00:00
parent 516a83595d
commit fb9c4c2edc
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
lib/Target/ARM/README.txt
View File

@ -470,4 +470,9 @@ More register scavenging work:
//===---------------------------------------------------------------------===//
Teach LSR about ARM addressing modes.
More LSR enhancements possible:
1. Teach LSR about pre- and post- indexed ops to allow iv increment be merged
in a load / store.
2. Allow iv reuse even when a type conversion is required. For example, i8
and i32 load / store addressing modes are identical.