RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-12-23 12:08:25 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity
62,065 Commits 4 Branches 5 Tags 634 MiB
896788595d
Commit Graph

62065 Commits

This Branch
This Branch
All Branches
Author SHA1 Message Date
Duncan Sands
896788595d Tweak some docs now that the default build is called Debug+Asserts. 
llvm-svn: 107862
 2010-07-08 08:27:18 +00:00
Eric Christopher
091bf69467 A slight reworking of the custom patterns for x86-64 tpoff codegen and 
correct the testcase for valid assembly.

Needs more tests.

llvm-svn: 107860
 2010-07-08 07:36:46 +00:00
Evan Cheng
3e8530bf14 r107852 is only safe with -enable-unsafe-fp-math to account for +0.0 == -0.0. 
llvm-svn: 107856
 2010-07-08 06:01:49 +00:00
Jakob Stoklund Olesen
c0c27a2b2a Add TargetInstrInfo::copyPhysReg hook and use it from LowerSubregs. 
This target hook is intended to replace copyRegToReg entirely, but for now it
calls copyRegToReg.

Any remaining calls to copyRegToReg wil be replaced by COPY instructions.

llvm-svn: 107854
 2010-07-08 05:01:41 +00:00
Evan Cheng
ed3f224f04 Optimize some vfp comparisons to integer ones. This patch implements the simplest case when the following conditions are met: 
1. The arguments are f32.
2. The arguments are loads and they have no uses other than the comparison.
3. The comparison code is EQ or NE.

e.g.
        vldr.32 s0, [r1]
        vldr.32 s1, [r0]
        vcmpe.f32       s1, s0
        vmrs    apsr_nzcv, fpscr
	beq     LBB0_2
=>
        ldr     r1, [r1]
        ldr     r0, [r0]
        cmp     r0, r1
        beq     LBB0_2

More complicated cases will be implemented in subsequent patches.

llvm-svn: 107852
 2010-07-08 02:08:50 +00:00
Dale Johannesen
2df647f882 Changes to ARM tail calls, mostly cosmetic. 
Add explicit testcases for tail calls within the same module.
Duplicate some code to humor those who think .w doesn't apply on ARM.
Leave this disabled on Thumb1, and add some comments explaining why it's hard
and won't gain much.

llvm-svn: 107851
 2010-07-08 01:18:23 +00:00
Dan Gohman
4dcc56a102 Revert 107840 107839 107813 107804 107800 107797 107791. 
Debug info intrinsics win for now.

llvm-svn: 107850
 2010-07-08 01:00:56 +00:00
Jim Grosbach
b934d25d5f When processing frame index virtual registers, consider all available registers 
(if there are any) and use the one which remains available for the longest
rather than just using the first one. This should help enable better re-use
of the loaded frame index values. rdar://7318760

llvm-svn: 107847
 2010-07-08 00:38:54 +00:00
Chris Lattner
bf009b527a Fix the second half of PR7437: scalarrepl wasn't preserving 
address spaces when SRoA'ing memcpy's.

llvm-svn: 107846
 2010-07-08 00:27:05 +00:00
Dan Gohman
636476bc0b Don't forward-declare registers for static allocas, which we'll 
prefer to materialize as local constants. This fixes the clang
bootstrap abort.

llvm-svn: 107840
 2010-07-07 23:52:58 +00:00
Dan Gohman
10195fc7f7 Fix -fast-isel-abort to check the right instruction. 
llvm-svn: 107839
 2010-07-07 23:47:25 +00:00
Chris Lattner
20161998c6 use PrintEscapedString to handle attribute section with escapes in it, 
PR7399.  The asm parser already handles this.  This is of dubious 
utility (see the PR) but the asmprinter was clearly broken here.

llvm-svn: 107834
 2010-07-07 23:16:37 +00:00
Jakob Stoklund Olesen
6afcd69bee fix copies to/from GR8_ABCD_H even more 
llvm-svn: 107832
 2010-07-07 23:04:56 +00:00
Jim Grosbach
46d94f1c1e grammar 
llvm-svn: 107831
 2010-07-07 22:53:35 +00:00
Jim Grosbach
8f27ad0d9d Handle cases where the post-RA scheduler may move instructions between the 
address calculation instructions leading up to a jump table when we're trying
to convert them into a TB[H] instruction in Thumb2. This realistically
shouldn't happen much, if at all, for well formed inputs, but it's more correct
to handle it. rdar://7387682

llvm-svn: 107830
 2010-07-07 22:51:22 +00:00
Chris Lattner
155420f59f finish up support for callw: PR7195 
llvm-svn: 107826
 2010-07-07 22:35:13 +00:00
Chris Lattner
6a5db9c9c9 Implement the major chunk of PR7195: support for 'callw' 
in the integrated assembler.  Still some discussion to be
done.

llvm-svn: 107825
 2010-07-07 22:27:31 +00:00
Bruno Cardoso Lopes
b92b51191e Add more assembly opcodes for SSE compare instructions 
llvm-svn: 107823
 2010-07-07 22:24:03 +00:00
Devang Patel
3d7c71dbbb One MDNode may be used to create regular DIE as well as abstract DIE. 
Keep track of abstract subprogram DIEs. 

llvm-svn: 107822
 2010-07-07 22:20:57 +00:00
Evan Cheng
22b3e8f3b1 Move getExtLoad() and (some) getLoad() DebugLoc argument after EVT argument for consistency sake. 
llvm-svn: 107820
 2010-07-07 22:15:37 +00:00
Devang Patel
82ccfed750 Print undefined/unknown debug value as "undef". 
llvm-svn: 107818
 2010-07-07 21:52:21 +00:00
Dan Gohman
a88ae239b8 Not all custom inserters create new basic blocks. If the inserter 
didn't create a new block, don't reset the insert position.

llvm-svn: 107813
 2010-07-07 21:18:22 +00:00
Jim Grosbach
d13cc7716e grammar and trailing whitespace 
llvm-svn: 107811
 2010-07-07 21:06:51 +00:00
Devang Patel
3e07e4eb8b Rename couple of maps. 
llvm-svn: 107810
 2010-07-07 20:49:57 +00:00
Jakob Stoklund Olesen
34ec644313 Allow copies between GR8_ABCD_L and GR8_ABCD_H. 
This fixes PR7540.

llvm-svn: 107809
 2010-07-07 20:33:27 +00:00
Reid Kleckner
65635f9231 Update the docs for debugging JITed code with GDB. 
llvm-svn: 107808
 2010-07-07 20:16:45 +00:00
Devang Patel
6aef3e8bb3 80 cols. 
llvm-svn: 107807
 2010-07-07 20:12:52 +00:00
Dan Gohman
d0caefa601 Implement bottom-up fast-isel. This has the advantage of not requiring 
a separate DCE pass over MachineInstrs.

llvm-svn: 107804
 2010-07-07 19:20:32 +00:00
Dan Gohman
424cc6b616 Add X86FastISel support for return statements. This entails refactoring 
a bunch of stuff, to allow the target-independent calling convention
logic to be employed.

llvm-svn: 107800
 2010-07-07 18:32:53 +00:00
Bruno Cardoso Lopes
8d350872d4 Add AVX AES instructions 
llvm-svn: 107798
 2010-07-07 18:24:20 +00:00
Dan Gohman
317e584821 Update the insert position after scheduling, which may change the 
position when emitting multiple blocks when executing a custom
inserter.

llvm-svn: 107797
 2010-07-07 18:22:13 +00:00
Devang Patel
c5344b8cc5 Update comment. 
llvm-svn: 107796
 2010-07-07 18:18:18 +00:00
Dan Gohman
2e0a949d9f Fix debugging strings. 
llvm-svn: 107795
 2010-07-07 17:28:45 +00:00
Duncan Sands
bf3a1f45c3 Issue the warning about being slow whenever optimization is disabled, 
and not just for Debug+Asserts builds.

llvm-svn: 107792
 2010-07-07 16:48:16 +00:00
Dan Gohman
b2d5b47efb Give FunctionLoweringInfo an MBB member, avoiding the need to pass it 
around everywhere, and also give it an InsertPt member, to enable isel
to operate at an arbitrary position within a block, rather than just
appending to a block.

llvm-svn: 107791
 2010-07-07 16:47:08 +00:00
Dan Gohman
b87c534168 Simplify FastISel's constructor by giving it a FunctionLoweringInfo 
instance, rather than pointers to all of FunctionLoweringInfo's
members.

This eliminates an NDEBUG ABI sensitivity.

llvm-svn: 107789
 2010-07-07 16:29:44 +00:00
Dan Gohman
1c3ce1ccd5 Move FunctionLoweringInfo.h out into include/llvm/CodeGen. This will 
allow target-specific fast-isel code to make use of it directly.

llvm-svn: 107787
 2010-07-07 16:01:37 +00:00
Dan Gohman
c768525273 Split the SDValue out of OutputArg so that SelectionDAG-independent 
code can do calling-convention queries. This obviates OutputArgReg.

llvm-svn: 107786
 2010-07-07 15:54:55 +00:00
Chris Lattner
96566c78ef add some triple for minix, patch by Kees van Reeuwijk from PR7582 
llvm-svn: 107785
 2010-07-07 15:52:27 +00:00
Dan Gohman
f60a8be1d0 Move ArgFlagsTy, OutputArg, and InputArg out of SelectionDAGNodes.h and 
into a new header, TargetCallingConv.h.

llvm-svn: 107782
 2010-07-07 15:28:42 +00:00
Dan Gohman
28eddf12ea Move CallingConvLower.cpp out of the SelectionDAG directory. 
llvm-svn: 107781
 2010-07-07 15:15:27 +00:00
Jakob Stoklund Olesen
aed9d04523 Fix more places assuming subregisters have live intervals 
llvm-svn: 107780
 2010-07-07 14:41:22 +00:00
Gabor Greif
84c77d994d adapt condition for changed default build mode 
who knows how to cover Asserts or Debug separately
please do not hesitate to extend this

llvm-svn: 107779
 2010-07-07 14:37:04 +00:00
Dan Gohman
bbee8c93fb Add a getFirstNonPHI utility function. 
llvm-svn: 107778
 2010-07-07 14:33:51 +00:00
Dan Gohman
dbfdd07710 Minore code simplification. 
llvm-svn: 107777
 2010-07-07 14:30:04 +00:00
Dan Gohman
2a08e2ce81 Remove interprocedural-basic-aa and associated code. The AliasAnalysis 
interface needs implementations to be consistent, so any code which
wants to support different semantics must use a different interface.
It's not currently worthwhile to add a new interface for this new
concept.

Document that AliasAnalysis doesn't support cross-function queries.

llvm-svn: 107776
 2010-07-07 14:27:09 +00:00
Gabor Greif
c33bc67100 typo in comment, regeneration not necessary 
llvm-svn: 107774
 2010-07-07 13:58:46 +00:00
Gabor Greif
600c671ab6 conditionalize by CallInst::ArgOffset 
llvm-svn: 107767
 2010-07-07 10:34:03 +00:00
Gabor Greif
a01cb6f114 conditionalize on CallInst::ArgOffset 
llvm-svn: 107766
 2010-07-07 09:43:45 +00:00
Gabor Greif
886389fe30 minor cosmetic changes that happened to sit in my tree 
llvm-svn: 107764
 2010-07-07 09:29:07 +00:00