This website requires JavaScript.
Explore
Help
Register
Sign In
RPCS3
/
llvm-mirror
Watch
1
Star
0
Fork
0
You've already forked llvm-mirror
mirror of
https://github.com/RPCS3/llvm-mirror.git
synced
2025-02-02 02:14:23 +00:00
Code
Issues
Actions
Packages
Projects
Releases
Wiki
Activity
llvm-mirror
/
test
/
MC
/
Disassembler
History
Kevin Qin
b95721d200
[AArch64 NEON]Fix a assertion failure when disassemble SHLL instruction.
...
llvm-svn: 195936
2013-11-29 01:29:16 +00:00
..
AArch64
[AArch64 NEON]Fix a assertion failure when disassemble SHLL instruction.
2013-11-29 01:29:16 +00:00
ARM
[ARM] Add support for MVFR2 which is new in ARMv8
2013-11-11 19:56:13 +00:00
Mips
Support for microMIPS trap instruction with immediate operands.
2013-11-13 13:15:03 +00:00
SystemZ
[SystemZ] Add the general form of BCR
2013-11-13 16:57:53 +00:00
X86
Add disassembler support for SSE4.1 register/register form of PEXTRW. There is a shorter encoding that was part of SSE2, but a memory form was added in SSE4.1. This is the register form of that encoding.
2013-10-14 01:42:32 +00:00
XCore
[tests] Cleanup initialization of test suffixes.
2013-08-16 00:37:11 +00:00