Tilmann Scheller 3b3fa38731 [ARM] Make the assembler reject unpredictable pre/post-indexed ARM LDRB/LDRSB instructions.
The ARM ARM prohibits LDRB/LDRSB instructions with writeback into the destination register. With this commit this constraint is now enforced and we stop assembling LDRH/LDRSH instructions with unpredictable behavior.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@214500 91177308-0d34-0410-b5e6-96231b3b80d8
2014-08-01 12:08:04 +00:00
..
2014-04-03 17:35:22 +00:00
2013-10-29 09:47:35 +00:00
2014-06-19 16:35:19 +00:00
2014-01-30 04:46:24 +00:00
2014-05-05 17:58:46 +00:00
2014-01-24 17:20:08 +00:00
2014-01-29 11:50:56 +00:00
2014-01-28 23:13:30 +00:00
2013-09-18 09:46:49 +00:00
2014-04-03 11:29:15 +00:00
2013-08-28 16:39:20 +00:00
2013-08-28 16:39:20 +00:00
2014-01-17 13:53:08 +00:00
2011-12-20 23:20:00 +00:00
2014-04-16 16:45:18 +00:00
2013-06-24 09:11:53 +00:00
2012-04-26 01:38:10 +00:00